Analog Devices Inc. LTC2336CMS-18#PBF
- Part No.:
- LTC2336CMS-18#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 16-TFSOP (0.118", 3.00mm Width)
- Datasheet:
-
LTC2336CMS-18#PBF.pdf
- Description:
- IC ADC 18BIT SAR 16MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,312
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2336CMS-18#PBF from Analog Devices (formerly Linear Technology) is an 18-bit, 250ksps successive approximation register (SAR) analog-to-digital converter with fully differential, true bipolar ±10.24V inputs, 100dB SNR, ±4LSB INL max, and integrated 2.048V temperature-compensated reference. It operates from a single 5V supply and targets high-voltage industrial data acquisition where wide dynamic range and DC accuracy are critical.
For engineers reviewing the LTC2336CMS-18#PBF datasheet, LTC2336CMS-18#PBF pinout, LTC2336CMS-18#PBF application, or LTC2336CMS-18#PBF equivalent, key selection considerations include guaranteed 18-bit no-missing-codes operation, daisy-chain SPI interface compatibility across 1.8V–5V logic levels, internal conversion clock eliminating external timing constraints, and validated performance to 125°C in the H-grade variant.
Technical Context
The LTC2336CMS-18#PBF implements a charge redistribution SAR architecture with a 45pF sampling capacitor and 50Ω switch on-resistance, enabling 7MHz –3dB input linear bandwidth and 4ps aperture jitter. Its differential input stage uses resistor divider networks to level-shift ±10.24V signals to the ADC core's 0–4.096V range while maintaining common-mode rejection.
Conversion is initiated by a rising edge on CNV, triggering acquisition followed by a 1.9–3µs internal conversion phase with no pipeline delay or cycle latency. The onboard reference buffer delivers 4.096V (2×2.048V) to REFBUF, supporting ±5×REFBUF input ranges, and features 20ppm/°C max drift and 2.043–2.053V output tolerance over temperature.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 18-bit - guarantees monotonic transfer function and no missing codes across full operating range. |
| Sampling Rate | 250ksps - enables real-time capture of signals up to ~125kHz Nyquist bandwidth without undersampling. |
| SNR | 100dB (typ) at 2kHz - supports >16.6 effective bits for precision measurement in low-noise signal chains. |
| INL | ±4LSB (max) - ensures absolute accuracy within ±0.0015% of full-scale range for calibration-sensitive applications. |
| Input Range | ±10.24V true bipolar - accommodates legacy industrial sensor outputs without external level-shifting circuitry. |
| Power Dissipation | 28mW (typ) at 250ksps - scales with sample rate via automatic nap mode, reducing thermal load in compact systems. |
| Reference Drift | 20ppm/°C max - limits full-scale error drift to <±0.5LSB over 0°C to 70°C operating range. |
Pinout & Package
Package: 16-lead plastic MSOP (3mm × 4.9mm), RoHS-compliant, surface-mountable with exposed pad (not electrically connected).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDDLBYP (1) | 2.5V regulated bypass | Internal LDO output requiring 2.2µF ceramic decoupling to GND; powers internal analog circuitry. |
| VDD (2) | Main analog supply | 4.75–5.25V input; requires 10µF ceramic bypass to GND for stable 5V rail operation. |
| GND (3,6,16) | Analog/digital ground | Three dedicated ground pins minimize ground bounce and improve PSRR in mixed-signal layouts. |
| IN+, IN– (4,5) | Differential analog inputs | Accept ±10.24V true bipolar signals; input impedance modeled as 2kΩ resistive + 45pF capacitive. |
| REFBUF (7) | Reference buffer output | 4.096V (2×REFIN); must be decoupled with ≥47µF ceramic capacitor to stabilize reference loop. |
| REFIN (8) | Internal reference output / external reference input | 2.048V bandgap output (bypass with 100nF); accepts 1.25–2.4V external references for enhanced accuracy. |
| CNV (9) | Convert trigger | Rising-edge–sensitive control input; initiates acquisition and conversion sequence with no setup/hold timing constraints. |
| CHAIN (10) | Daisy-chain mode select | High = enable SPI daisy-chain; Low = normal RDL/SDI bus-enable mode - configures serial interface topology. |
| BUSY (11) | Conversion status indicator | Active-high open-drain output signaling conversion progress; used for hardware handshaking or interrupt generation. |
| RDL/SDI (12) | Serial data direction / input | Bus-enable (CHAIN=Low) or SDI (CHAIN=High); determines whether SDO is driven or data is accepted from upstream device. |
| SCK (13) | Serial clock input | Accepts 10ns min period (100MHz max) clock; controls timing of SDO data shifts and SDI sampling. |
| SDO (14) | Serial data output | 2's complement 18-bit result shifted MSB-first on SCK rising edges; supports daisy-chain readout. |
| OVDD (15) | I/O digital supply | 1.71–5.25V logic interface supply; sets VIH/VIL thresholds and drives all digital I/O pins. |
Key Features
| Feature | Design Value |
|---|---|
| No pipeline delay or cycle latency | Enables deterministic real-time control loops with immediate access to latest conversion result after BUSY deasserts. |
| Onboard single-shot capable reference buffer | Eliminates need for external op-amp buffer; supports fast wake-up (<200ms) and stable settling for burst-mode acquisition. |
| 1.8V–5V I/O voltage support | Allows direct interfacing with FPGA, microcontroller, or ASIC I/O banks without level translators in multi-rail systems. |
| Automatic nap mode between conversions | Reduces average power proportionally to sampling rate - e.g., 10ksps operation draws ~1.1mA instead of 6.5mA. |
| Guaranteed operation to 125°C (H-grade) | Validated performance across extended industrial temperature range without derating, supporting harsh-environment deployments. |
Applications
| Programmable Logic Controllers | Industrial Process Control |
|---|---|
Use Scenario: Digitizing ±10V analog outputs from pressure, flow, and temperature transmitters in modular PLC backplanes. IC Role / Device Role / Timing Role: Primary high-resolution ADC capturing sensor data at 250ksps for closed-loop PID execution and diagnostics. Use Value: ±4LSB INL and 100dB SNR ensure sub-0.01% measurement fidelity required for SIL-2 compliant safety functions. | Use Scenario: High-speed monitoring of motor drive currents and voltages in servo amplifier feedback paths. IC Role / Device Role / Timing Role: Simultaneous sampling front-end for dual-channel current sensing with synchronized CNV triggering. Use Value: Fully differential inputs reject common-mode noise from PWM switching, preserving THD at –115dB. |
| High Speed Data Acquisition | Portable or Compact Instrumentation |
Use Scenario: 32k-point FFT-based spectral analysis in benchtop oscilloscopes and signal analyzers. IC Role / Device Role / Timing Role: Core digitizer providing 250ksps sustained throughput with no dead time between samples. Use Value: 7MHz input bandwidth and 4ps aperture jitter preserve signal integrity up to Nyquist frequency for accurate FFT bin resolution. | Use Scenario: Battery-powered handheld multimeters and insulation testers requiring precision DC voltage measurement. IC Role / Device Role / Timing Role: Low-power ADC operating in nap/sleep modes between manual trigger events to extend battery life. Use Value: 300μW sleep mode power and integrated 2.048V reference eliminate external components, reducing BOM count and PCB area. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-resolution SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADS8860IDRCT | 16-bit, 1MSPS, ±VREF input, no internal reference, 3.3V-only OVDD | Higher speed but lower resolution; requires external reference and level-shifting for ±10.24V inputs | Select when sampling rate >250ksps is mandatory and 16-bit resolution suffices for system accuracy budget. |
| AD7606C-18BSTZ | 18-bit, 1MSPS, simultaneous sampling, ±10V input, integrated reference, 5V OVDD only | 8-channel parallel interface; larger 64-lead LQFP package; higher power (120mW) | Select for multi-channel synchronized acquisition where channel count outweighs single-channel SNR and power efficiency priorities. |
Compared with ADS8860IDRCT and AD7606C-18BSTZ, the LTC2336CMS-18#PBF uniquely balances 18-bit DC accuracy, 250ksps throughput, integrated ±10.24V-compatible reference, and ultra-low 28mW active power - making it optimal for space-constrained, single-channel industrial DAQ nodes where thermal management and component count are critical.
Availability
LTC2336CMS-18#PBF is available at Aetrix Electronics and suitable for programmable logic controllers, industrial process control systems, and high-speed data acquisition requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for LTC2336CMS-18#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing technologies, serving industrial, automotive, communications, and healthcare markets.
The LTC2336-18 belongs to ADI's precision SAR ADC product line, engineered for demanding industrial instrumentation applications requiring true bipolar input capability, low drift, and guaranteed 18-bit no-missing-codes performance across extended temperature ranges.
FAQ
What is the maximum operating temperature for the LTC2336CMS-18#PBF?
The LTC2336CMS-18#PBF is rated for 0°C to 70°C operation (C-grade). For extended temperature support, the LTC2336HMS-18#PBF variant is specified from –40°C to 125°C and shares identical pinout and functionality with the LTC2336CMS-18#PBF, enabling drop-in replacement in thermally demanding environments.
Does the LTC2336CMS-18#PBF require an external reference?
No, the LTC2336CMS-18#PBF includes a factory-trimmed 2.048V internal bandgap reference and a 2× gain reference buffer delivering 4.096V to REFBUF. This enables direct ±10.24V input operation without external components. An external reference can optionally overdrive REFIN (1.25–2.4V) for improved accuracy, but it is not required for basic functionality.
How does the daisy-chain mode work on the LTC2336CMS-18#PBF?
Daisy-chain mode is enabled by pulling CHAIN (Pin 10) high. In this mode, RDL/SDI becomes SDI, accepting serial data from the previous device in the chain, while SDO outputs the current device's 18-bit result plus upstream data. This allows multiple LTC2336CMS-18#PBF devices to share one SPI bus with minimal GPIO usage and synchronized CNV triggering.
What is the purpose of the VDDLBYP pin on the LTC2336CMS-18#PBF?
VDDLBYP (Pin 1) provides a regulated 2.5V supply derived internally from VDD, powering sensitive analog circuitry including the reference buffer and CDAC. It must be bypassed to GND with a 2.2µF ceramic capacitor to suppress noise and ensure stable reference performance - omitting this capacitor degrades SNR and increases INL error.
Can the LTC2336CMS-18#PBF interface directly with a 1.8V microcontroller?
Yes, the LTC2336CMS-18#PBF supports 1.8V logic levels via its OVDD pin (Pin 15). When OVDD = 1.8V, all digital I/O pins (CNV, BUSY, SCK, SDO, RDL/SDI, CHAIN) operate with VIH = 1.44V min and VIL = 0.36V max, enabling seamless, translator-free communication with 1.8V FPGAs or MCUs while maintaining full 250ksps throughput and timing compliance.
LTC2336CMS-18#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-TFSOP (0.118", 3.00mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Number of Bits:
- 18
- Sampling Rate (Per Second):
- 250k
- Number of Inputs:
- 1
- Input Type:
- Differential
- Data Interface:
- SPI
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 5V
- Voltage - Supply, Digital:
- 5V
- Features:
- -
- Operating Temperature:
- 0°C ~ 70°C
- Supplier Device Package:
- 16-MSOP
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
LTC2336CMS-18#PBF FAQ
1.How can I place an order for LTC2336CMS-18#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC2336CMS-18#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC2336CMS-18#PBF reliable?
The price and inventory of LTC2336CMS-18#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2336CMS-18#PBF is usually 5 days.
3.What payment methods are accepted for LTC2336CMS-18#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2336CMS-18#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC2336CMS-18#PBF?
LTC2336CMS-18#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC2336CMS-18#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC2336CMS-18#PBF?
For technical support, including LTC2336CMS-18#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2336CMS-18#PBF requirements.
6.How does Aetrix verify that LTC2336CMS-18#PBF is sourced from the original manufacturer or authorized distributors?
All LTC2336CMS-18#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2336CMS-18#PBF meets industry standards.
7.What is the process for return or replacement of LTC2336CMS-18#PBF?
All LTC2336CMS-18#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2336CMS-18#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC2336CMS-18#PBF part is unused and in its original packaging.
Return procedure for LTC2336CMS-18#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC2336CMS-18#PBF Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

