My Inquiry
My Account
Analog Devices Inc. LTC2336IMS-18#PBF
- Part No.:
- LTC2336IMS-18#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 16-TFSOP (0.118", 3.00mm Width)
- Datasheet:
-
LTC2336IMS-18#PBF.pdf
- Description:
- IC ADC 18BIT SAR 16MSOP
- Quantity:
- Payment:
- Shipping:
Inventory:2,342
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2336IMS-18#PBF from Analog Devices (formerly Linear Technology) is an 18-bit, 250ksps successive approximation register (SAR) analog-to-digital converter with fully differential true bipolar inputs, ±10.24V input range, 100dB SNR (typ), and ±4LSB INL (max). It operates from a single 5V supply, integrates a 2.048V low-drift (20ppm/°C max) internal reference and reference buffer, and targets high-voltage industrial data acquisition requiring wide dynamic range and DC accuracy.
For engineers reviewing the LTC2336IMS-18#PBF datasheet, LTC2336IMS-18#PBF pinout, LTC2336IMS-18#PBF application, or LTC2336IMS-18#PBF equivalent, key selection criteria include guaranteed 18-bit no-missing-codes operation, daisy-chain SPI interface compatibility across 1.8V–5V logic, absence of pipeline delay or cycle latency, and support for extended temperature operation from –40°C to +85°C.
Technical Context
The LTC2336IMS-18#PBF employs a charge redistribution capacitor DAC architecture with fully differential sampling, achieving 7MHz –3dB input linear bandwidth and 4ps aperture jitter. Its conversion timing is governed by an internal oscillator, eliminating external clock dependencies and ensuring consistent 1.9–3µs conversion time across temperature.
It features dual reference paths: a factory-trimmed 2.048V bandgap reference (REFIN) buffered to 4.096V (REFBUF), enabling ±10.24V input range; REFIN supports overdrive (1.25V–2.4V) for custom full-scale scaling. The SPI-compatible serial interface includes RDL/SDI multiplexing via CHAIN pin control and supports daisy-chain mode for multi-ADC synchronization.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 18-bit - guarantees monotonic transfer function and no missing codes over full operating range. |
| Sampling Rate | 250ksps - enables real-time capture of signals up to ~125kHz Nyquist bandwidth without undersampling. |
| SNR | 100dB (typ) at fIN = 2kHz - delivers 16.3 effective bits (ENOB ≈ 16.3) for high-fidelity signal reconstruction. |
| INL | ±4LSB (max) - ensures absolute accuracy within ±0.0015% of full scale (±10.24V), critical for calibration-sensitive systems. |
| Input Range | ±10.24V true bipolar - supports direct interfacing with industrial ±10V sensor outputs without external level-shifting. |
| Power Dissipation | 28mW (typ) at 250ksps - scales with sample rate; drops to 19.5mW in nap mode and 0.3mW in sleep mode for power-constrained designs. |
| Operating Temp | –40°C to +85°C - qualified for industrial environments where thermal stability of reference (20ppm/°C max) and performance must be maintained. |
Pinout & Package
Package: 16-lead plastic MSOP (MS package), 3mm × 4.9mm footprint, exposed pad not present. Thermal resistance θJA = 110°C/W.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD (Pin 2) | Main analog supply input | Accepts 4.75V–5.25V; powers core ADC, reference, and internal LDO generating VDDLBYP; requires 10µF ceramic bypass to GND. |
| IN+, IN– (Pins 4, 5) | Fully differential analog inputs | Support ±10.24V true bipolar swing; modeled as 2kΩ input impedance with 45pF sampling capacitance; require matched drive for optimal CMRR (67dB @ 125kHz). |
| REFBUF (Pin 7) | Reference buffer output | Nominally 4.096V (2× REFIN); supplies ADC core reference; must be decoupled with ≥47µF ceramic capacitor; can be overdriven 2.5V–5V when internal buffer disabled. |
| REFIN (Pin 8) | Internal reference output / external reference input | Outputs 2.048V ±5mV (2.043–2.053V); supports external overdrive 1.25V–2.4V via 15kΩ series resistor; requires 100nF ceramic bypass. |
| CNV (Pin 9) | Convert initiation input | Rising-edge-triggered; powers up ADC and starts acquisition/conversion sequence; logic levels referenced to OVDD. |
| CHAIN (Pin 10) | Serial interface mode selector | Low = normal mode (RDL/SDI = bus enable); high = daisy-chain mode (RDL/SDI = SDI); enables multi-device SPI cascading without additional chip selects. |
| BUSY (Pin 11) | Conversion status indicator | Active-high open-drain output; asserts at CNV↑, deasserts when conversion complete and data ready on SDO; used for timing handshaking. |
| RDL/SDI (Pin 12) | Multiplexed serial I/O | Function depends on CHAIN state; in chain mode, accepts serial data from upstream device; in normal mode, controls SDO tri-state. |
| SCK (Pin 13) | Serial clock input | Accepts up to 100MHz (10ns min period); rising edge clocks out MSB-first 18-bit 2's complement data on SDO; timing validated at OVDD = 1.71V/2.5V/5.25V. |
| SDO (Pin 14) | Serial data output | Outputs conversion result or daisy-chain data; 2's complement format; valid 7.5–9.5ns after SCK↑ depending on OVDD; driven to OVDD/GND rails. |
| OVDD (Pin 15) | Digital I/O supply | 1.71V–5.25V logic interface supply; sets VIH/VIL thresholds; bypass with 0.1µF ceramic; enables interoperability with 1.8V/2.5V/3.3V/5V host controllers. |
| GND (Pins 3, 6, 16) | Analog/digital ground | Three dedicated ground pins minimize ground bounce; must connect to common system ground plane with low-inductance paths. |
Key Features
| Feature | Design Value |
|---|---|
| No pipeline delay or cycle latency | Delivers first valid conversion result immediately after CNV edge-enables deterministic real-time control loops without output buffering delays. |
| Onboard single-shot capable reference buffer | Eliminates need for external op-amp buffer; supports fast wake-up (200ms REFBUF settling) and stable 4.096V reference even under transient load conditions. |
| 1.8V–5V I/O voltage compatibility | Allows direct connection to diverse host processors (ARM Cortex-M, FPGA I/O banks, microcontrollers) without level translators, reducing BOM count and layout complexity. |
| Automatic nap mode between conversions | Reduces average power proportionally to sampling rate-e.g., at 10ksps, power drops to ~1.1mW-ideal for battery-powered or thermally constrained instrumentation. |
| Guaranteed operation to 125°C (H-grade variant) | Validated performance across –40°C to +85°C (I-grade) with design margin supporting extended reliability in harsh industrial enclosures. |
Applications
| Programmable Logic Controllers | Industrial Process Control |
|---|---|
|
Use Scenario: Digitizing ±10V analog outputs from pressure, temperature, and flow transmitters in modular PLC backplanes. IC Role / Device Role / Timing Role: Primary SAR ADC capturing synchronized multi-channel sensor data at 250ksps aggregate rate with deterministic latency for closed-loop response. Use Value: ±4LSB INL and 100dB SNR ensure <0.0015% full-scale measurement accuracy and >90dB dynamic range for detecting subtle process deviations. |
Use Scenario: High-precision monitoring of reactor vessel temperatures and chemical concentrations in distributed control systems (DCS). IC Role / Device Role / Timing Role: Front-end ADC in isolated analog input modules, interfacing with precision signal conditioners and galvanically isolated SPI interfaces. Use Value: Internal 2.048V reference with 20ppm/°C drift maintains calibration integrity across –40°C to +85°C ambient, reducing field recalibration frequency. |
| High Speed Data Acquisition | Portable or Compact Instrumentation |
|
Use Scenario: 16-channel simultaneous-sampling DAQ systems for vibration analysis and power quality monitoring. IC Role / Device Role / Timing Role: Channel-specific ADC in daisy-chained configuration using CHAIN/SCK/SDO to minimize SPI bus loading and eliminate per-channel CS lines. Use Value: Daisy-chain mode enables compact PCB layout with single SPI master controlling up to 16 devices-reducing interconnect complexity and EMI susceptibility. |
Use Scenario: Battery-powered handheld oscilloscopes and portable spectrum analyzers requiring high resolution and low power. IC Role / Device Role / Timing Role: Core digitizer operating in nap/sleep modes between trigger events to extend battery life while maintaining 18-bit fidelity on demand. Use Value: 0.3mW sleep mode power and automatic nap mode reduce average current draw to <100µA during idle periods-enabling >24-hour operation on Li-ion cells. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-resolution SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADS8860IDRCT | 16-bit, 1MSPS, single-ended input, external reference required, no integrated reference buffer | Higher speed but lower resolution; lacks true bipolar input and internal reference-requires external op-amps and precision reference for ±10V operation | Select when sampling rate >250ksps is mandatory and 16-bit resolution suffices; avoid if ±10.24V direct interface or reference integration is required. |
| AD7606C-18BSTZ | 18-bit, 1MSPS, 8-channel simultaneous sampling, ±10V input range, internal 2.5V reference, parallel + SPI interface | Integrated multiplexer and simultaneous sampling across 8 channels; larger 64-lead LQFP package; higher power (120mW at 1MSPS) | Select for multi-channel synchronized acquisition where channel count >1 is needed; avoid for space-constrained single-channel designs due to size and power overhead. |
Compared with ADS8860IDRCT and AD7606C-18BSTZ, the LTC2336IMS-18#PBF uniquely balances 18-bit no-missing-codes accuracy, true ±10.24V differential input, integrated low-drift reference, and ultra-low 28mW active power in a compact 16-lead MSOP-making it optimal for single-channel industrial DAQ where precision, simplicity, and thermal efficiency are prioritized over raw speed or channel count.
Availability
LTC2336IMS-18#PBF is available at Aetrix Electronics and suitable for programmable logic controllers, industrial process control systems, and high-speed data acquisition requiring stable component supply, long-term lifecycle support, and guaranteed performance across –40°C to +85°C.
Supply support for LTC2336IMS-18#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, formed through the acquisition of Linear Technology in 2017.
The LTC2336IMS-18#PBF belongs to ADI's precision SAR ADC product line, designed specifically for industrial and instrumentation applications demanding high DC accuracy, low noise, and robust operation in electrically noisy, thermally variable environments.
FAQ
What is the guaranteed operating temperature range for the LTC2336IMS-18#PBF?
The LTC2336IMS-18#PBF is specified for operation from –40°C to +85°C (I-grade). This range is fully tested and guaranteed for all electrical parameters including INL (±4LSB max), SNR (≥95dB), and reference drift (≤20ppm/°C). It shares the same 16-lead MSOP package and pinout as the C-grade (0°C to 70°C) and H-grade (–40°C to 125°C) variants, enabling drop-in replacement in thermally managed designs.
Does the LTC2336IMS-18#PBF require an external reference, or does it include one?
The LTC2336IMS-18#PBF integrates a factory-trimmed 2.048V bandgap reference (at REFIN) and a 2× gain reference buffer (at REFBUF), enabling its standard ±10.24V input range without external components. REFIN supports overdrive (1.25V–2.4V) for custom scaling, and REFBUF can be overdriven (2.5V–5V) when the internal buffer is disabled-providing three flexible reference configurations without requiring external references for basic operation.
How does the daisy-chain mode work on the LTC2336IMS-18#PBF, and what pins are involved?
Daisy-chain mode on the LTC2336IMS-18#PBF is enabled by driving CHAIN (Pin 10) high. In this mode, RDL/SDI (Pin 12) becomes SDI, accepting serial data from the previous device in the chain, while SDO (Pin 14) outputs data to the next device. SCK (Pin 13) clocks data through the entire chain synchronously, eliminating the need for individual chip select lines and simplifying multi-ADC SPI bus management.
What is the power consumption of the LTC2336IMS-18#PBF in active, nap, and sleep modes?
The LTC2336IMS-18#PBF consumes 28mW (typ) at 250ksps in active mode, 19.5mW in nap mode (automatically entered between conversions), and 0.3mW in sleep mode (entered via command). These values are measured at VDD = 5V, OVDD = 2.5V, and include both analog and digital supply currents (IVDD + IOVDD), enabling precise power budgeting for energy-sensitive industrial and portable applications.
Can the LTC2336IMS-18#PBF interface directly with a 1.8V microcontroller SPI port?
Yes-the LTC2336IMS-18#PBF supports 1.8V–5V logic levels via its OVDD (Pin 15) supply. When OVDD = 1.8V, VIH = 1.44V (min) and VIL = 0.36V (max), matching standard 1.8V CMOS thresholds. SDO drives cleanly to OVDD/GND, and BUSY is open-drain with pull-up to OVDD, allowing seamless interoperability with 1.8V microcontrollers without level-shifting circuitry.
LTC2336IMS-18#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-TFSOP (0.118", 3.00mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Number of Bits:
- 18
- Sampling Rate (Per Second):
- 250k
- Number of Inputs:
- 1
- Input Type:
- Differential
- Data Interface:
- SPI
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 5V
- Voltage - Supply, Digital:
- 5V
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 16-MSOP
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
LTC2336IMS-18#PBF FAQ
1.How can I place an order for LTC2336IMS-18#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC2336IMS-18#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC2336IMS-18#PBF reliable?
The price and inventory of LTC2336IMS-18#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2336IMS-18#PBF is usually 5 days.
3.What payment methods are accepted for LTC2336IMS-18#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2336IMS-18#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC2336IMS-18#PBF?
LTC2336IMS-18#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC2336IMS-18#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC2336IMS-18#PBF?
For technical support, including LTC2336IMS-18#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2336IMS-18#PBF requirements.
6.How does Aetrix verify that LTC2336IMS-18#PBF is sourced from the original manufacturer or authorized distributors?
All LTC2336IMS-18#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2336IMS-18#PBF meets industry standards.
7.What is the process for return or replacement of LTC2336IMS-18#PBF?
All LTC2336IMS-18#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2336IMS-18#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC2336IMS-18#PBF part is unused and in its original packaging.
Return procedure for LTC2336IMS-18#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC2336IMS-18#PBF Tags
-
ADC081C021CIMKX/NOPB
Texas Instruments
-
MCP3021A5T-E/OT
Microchip Technology
-
TLA2024IRUGR
Texas Instruments
-
MCP3221A5T-E/OT
Microchip Technology
-
MCP3221A5T-I/OT
Microchip Technology
-
MCP3221A4T-E/OT
Microchip Technology
-
MCP3221A6T-E/OT
Microchip Technology
-
MCP3221A0T-E/OT
Microchip Technology
-
MCP3221A1T-E/OT
Microchip Technology
-
ADC121S021CIMFX/NOPB
Texas Instruments
-
MCP3001-I/MS
Microchip Technology
-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
