Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Data Acquisition > Analog to Digital Converters (ADC)

Analog Devices Inc. LTC2341CUH-16#PBF

Name: LTC2341CUH-16#PBF
Brand: Analog Devices Inc.
SKU: LTC2341CUH-16#PBF
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: LTC2341CUH-16#PBF

Manufacturer:: Analog Devices Inc.

Category:: Analog to Digital Converters (ADC)

Package:: 32-WFQFN Exposed Pad

Datasheet:: LTC2341CUH-16#PBF.pdf

Description:: IC ADC 16BIT SAR 32QFN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,801

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

LTC2341CUH-16#PBF from Analog Devices (formerly Linear Technology) is a dual-channel, 16-bit, simultaneous-sampling SAR ADC with differential inputs, ±1.25LSB INL, 93.4dB SNR, and per-channel SoftSpan™ configurable input ranges (±4.096V, 0–4.096V, ±2.048V, 0–2.048V). It operates at 666ksps per channel from a 5V supply, integrates a 4.096V reference buffer, and supports both CMOS (1.8–5V) and LVDS serial interfaces - ideal for high-precision industrial data acquisition systems requiring wide common-mode flexibility and rail-to-rail overdrive tolerance.

For engineers reviewing the LTC2341CUH-16#PBF datasheet, LTC2341CUH-16#PBF pinout, LTC2341CUH-16#PBF application, or LTC2341CUH-16#PBF equivalent, key selection criteria include guaranteed 16-bit no-missing-codes operation, 105dB CMRR at 200Hz, programmable per-channel input range selection, SPI/LVDS interface voltage compatibility, and thermal performance up to +70°C in the 32-lead 5mm × 5mm QFN package.

Technical Context

The LTC2341CUH-16#PBF implements a true simultaneous sampling architecture using two independent sample-and-hold circuits feeding a shared 16-bit SAR core, enabling precise phase-coherent digitization of dual analog signals without inter-channel skew. Its SoftSpan™ input architecture allows real-time, conversion-by-conversion reconfiguration of full-scale range and polarity on each channel independently - supporting bipolar, unipolar, and arbitrary common-mode drive modes.

Signal integrity is maintained via 105dB typical common-mode rejection, ±5V absolute input voltage tolerance, and internal reference buffering with 5ppm/°C temperature coefficient. The device uses an internal conversion clock with zero cycle latency and supports pin-selectable digital I/O modes: CMOS (with 1.8–5V OVDD compatibility) or LVDS (with differential termination and 1.2V common-mode), allowing optimization for noise immunity or bus loading in mixed-signal systems.

Key Specifications

Parameter	Value and Actual Design Meaning
Resolution	16-bit - guarantees monotonic transfer function and no missing codes across full operating temperature range (0°C to 70°C).
Sampling Rate	666 ksps per channel (dual-channel simultaneous) - enables real-time capture of signals up to ~22 MHz bandwidth with <0.005% settling.
INL / DNL	±1.25 LSB max INL, ±0.9 LSB max DNL - ensures accurate amplitude fidelity for precision measurement and closed-loop control feedback.
Dynamic Performance	93.4 dB SNR, –114 dB THD (f_IN = 2 kHz) - supports >15 effective bits in demanding applications like medical imaging and spectral analysis.
Input Flexibility	Differential inputs with 0 V to V_DD common-mode range and ±V_DD overdrive tolerance - eliminates need for external level-shifting or clamping circuitry.
Reference System	Integrated 4.096 V reference buffer (REFBUF) with 47 µF bypass, ±5 ppm/°C drift - reduces BOM count and improves long-term stability vs. external references.
Power Dissipation	74 mW typical (CMOS mode, 2 channels active) - enables high-density PCB layouts without forced air cooling in industrial enclosures.

Pinout & Package

Package: 32-lead (5 mm × 5 mm) plastic QFN (UH package), exposed pad soldered to PCB ground plane for thermal and EMI performance.

Pin/Terminal	Circuit Role	Design Meaning
IN0+, IN0– IN1+, IN1–	Differential analog inputs, Channel 0 and Channel 1	Simultaneously sampled; support ±4.096V, 0–4.096V, ±2.048V, or 0–2.048V SoftSpan ranges; 0V to V_DD common-mode range.
REFIN, REFBUF	Internal bandgap reference output / buffered reference output	REFIN = 2.048 V (typ); REFBUF = 4.096 V (typ); REFBUF may be overdriven (2.5–5 V) when REFIN = 0 V.
LVDS/CMOS	Digital I/O interface mode select	Tied to OVDD → LVDS mode; tied to GND → CMOS mode; determines logic family and termination requirements.
CNV	Conversion start trigger	Rising edge initiates simultaneous sampling and conversion; not gated by CS - supports autonomous timing control.
PD	Power-down enable	High → enters low-power state (≤0.33 mW); double-high pulse triggers global reset - critical for power-gated systems.
SCKI, SDO0/SDO1, SDI, CS, BUSY	Serial interface signals	Supports 1- or 2-lane CMOS output; LVDS differential pairs (SCKI±, SDO±); BUSY indicates conversion status - simplifies FPGA/MCU firmware integration.

Key Features

Feature	Design Value
Per-channel SoftSpan™ configuration	Each channel independently selects ±4.096V, 0–4.096V, ±2.048V, or 0–2.048V range on every conversion - eliminates external gain-switching components and enables adaptive signal conditioning.
Simultaneous sampling with matched aperture	150 ps typical aperture delay matching between channels - preserves phase coherence for differential measurements, motor current sensing, and I/Q demodulation.
Integrated reference buffer with overdrive capability	4.096 V output (REFBUF) with 47 µF bypass; disableable via REFIN = 0 V to accept external 2.5–5 V reference - improves system-level accuracy without adding op-amps or regulators.
Rail-to-rail input overdrive tolerance	Inputs withstand –V_DD to +V_DD (±5 V) without damage or latch-up - protects against transients in PLC and process control field wiring.
Pin-selectable CMOS/LVDS interface	Single-pin mode selection (LVDS/CMOS) with compatible timing specs - enables reuse of same PCB layout across noise-sensitive (LVDS) and cost-sensitive (CMOS) designs.

Applications

Programmable Logic Controllers	Industrial Process Control
Use Scenario: Digitizing multiple sensor outputs (e.g., 4–20 mA current loops, thermocouples, strain gauges) in modular I/O modules with tight channel-to-channel synchronization. IC Role / Device Role / Timing Role: Dual simultaneous-sampling ADC providing time-aligned 16-bit data for real-time PID loop execution and diagnostics. Use Value: 105 dB CMRR rejects common-mode noise from shared 24 V DC field power rails; ±1.25 LSB INL ensures repeatability in closed-loop setpoint accuracy.	Use Scenario: High-fidelity monitoring of pressure, flow, and temperature in chemical plant DCS racks where signal integrity and long-term calibration stability are critical. IC Role / Device Role / Timing Role: Precision front-end ADC with integrated 4.096 V reference buffer, eliminating external reference drift and reducing calibration frequency. Use Value: Guaranteed no-missing-codes operation and ±5 ppm/°C reference tempco ensure compliance with IEC 61000-4-5 surge immunity and SIL-2 functional safety requirements.
Medical Imaging Subsystems	High-Speed Data Acquisition
Use Scenario: Digitizing analog outputs from ultrasound beamformer channels or MRI gradient amplifiers requiring phase-coherent sampling across parallel signal paths. IC Role / Device Role / Timing Role: Simultaneous dual-channel SAR ADC delivering synchronized 16-bit samples at 666 ksps per channel with <150 ps inter-channel skew. Use Value: 93.4 dB SNR and –114 dB THD preserve dynamic range for detecting low-amplitude tissue echoes; 22 MHz –3 dB input bandwidth supports wideband RF envelope detection.	Use Scenario: Modular DAQ cards for test benches capturing transient waveforms (e.g., switch-mode power supply ripple, motor startup surges) with minimal dead time between acquisitions. IC Role / Device Role / Timing Role: Low-latency, zero-cycle-latency SAR converter with internal clock and BUSY-driven readout - enables deterministic sampling intervals and minimal firmware overhead. Use Value: 74 mW power dissipation allows dense channel packing in fanless enclosures; LVDS interface option suppresses EMI in multi-card chassis environments.

Programmable Logic Controllers

Industrial Process Control

Use Scenario: Digitizing multiple sensor outputs (e.g., 4–20 mA current loops, thermocouples, strain gauges) in modular I/O modules with tight channel-to-channel synchronization.

IC Role / Device Role / Timing Role: Dual simultaneous-sampling ADC providing time-aligned 16-bit data for real-time PID loop execution and diagnostics.

Use Value: 105 dB CMRR rejects common-mode noise from shared 24 V DC field power rails; ±1.25 LSB INL ensures repeatability in closed-loop setpoint accuracy.

Use Scenario: High-fidelity monitoring of pressure, flow, and temperature in chemical plant DCS racks where signal integrity and long-term calibration stability are critical.

IC Role / Device Role / Timing Role: Precision front-end ADC with integrated 4.096 V reference buffer, eliminating external reference drift and reducing calibration frequency.

Use Value: Guaranteed no-missing-codes operation and ±5 ppm/°C reference tempco ensure compliance with IEC 61000-4-5 surge immunity and SIL-2 functional safety requirements.

Medical Imaging Subsystems

High-Speed Data Acquisition

Use Scenario: Digitizing analog outputs from ultrasound beamformer channels or MRI gradient amplifiers requiring phase-coherent sampling across parallel signal paths.

IC Role / Device Role / Timing Role: Simultaneous dual-channel SAR ADC delivering synchronized 16-bit samples at 666 ksps per channel with <150 ps inter-channel skew.

Use Value: 93.4 dB SNR and –114 dB THD preserve dynamic range for detecting low-amplitude tissue echoes; 22 MHz –3 dB input bandwidth supports wideband RF envelope detection.

Use Scenario: Modular DAQ cards for test benches capturing transient waveforms (e.g., switch-mode power supply ripple, motor startup surges) with minimal dead time between acquisitions.

IC Role / Device Role / Timing Role: Low-latency, zero-cycle-latency SAR converter with internal clock and BUSY-driven readout - enables deterministic sampling intervals and minimal firmware overhead.

Use Value: 74 mW power dissipation allows dense channel packing in fanless enclosures; LVDS interface option suppresses EMI in multi-card chassis environments.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual-channel, 16-bit SAR ADC applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
AD7606C-16	8-channel, 16-bit, ±10 V/±5 V fixed input ranges; parallel/serial interface; 1 MSPS/ch; requires external reference; 64-lead LQFP.	Higher channel count but no per-channel SoftSpan reconfiguration; less flexible for mixed-range sensor inputs.	Select when needing >2 channels or legacy parallel bus interface; avoid if per-conversion range agility or QFN footprint is required.
ADS8688	8-channel, 16-bit, pseudo-simultaneous sampling; integrated PGA (±10.24 V to ±125 mV); SPI-only; 500 ksps/ch; 64-lead TQFP.	Includes programmable gain amplifier but lacks true simultaneous sampling; lower SNR (91.5 dB) and higher power (120 mW).	Select when signal conditioning (gain/attenuation) must be integrated on-chip; avoid for phase-critical dual-channel applications.

Compared with AD7606C-16 and ADS8688, the LTC2341CUH-16#PBF uniquely delivers per-conversion SoftSpan range selection in a compact 32-lead QFN, enabling dynamic adaptation to varying sensor output levels without external switches or PGAs - critical for space-constrained, multi-sensor industrial nodes.

Availability

LTC2341CUH-16#PBF is available at Aetrix Electronics and suitable for programmable logic controllers, industrial process control systems, and medical imaging subsystems requiring stable component supply, long-term lifecycle support, and guaranteed 0°C to 70°C operation.

Supply support for LTC2341CUH-16#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing technologies, serving industrial, automotive, communications, and healthcare markets.

The LTC2341 family was designed by Analog Devices (originally Linear Technology) to address high-precision, multi-channel data acquisition needs in harsh industrial environments - emphasizing simultaneous sampling integrity, input flexibility, and integrated reference stability without sacrificing speed or resolution.

FAQ

What is the maximum sampling rate of the LTC2341CUH-16#PBF when both channels are enabled?

The LTC2341CUH-16#PBF achieves 666 ksps per channel with both channels simultaneously enabled. When only one channel is active, throughput increases to 1000 ksps - enabling higher temporal resolution for single-sensor monitoring while maintaining full 16-bit performance and no missing codes across the 0°C to 70°C operating range.

Does the LTC2341CUH-16#PBF require an external reference voltage?

No - the LTC2341CUH-16#PBF includes an internal 2.048 V bandgap reference (REFIN) and a buffered 4.096 V output (REFBUF) with 47 µF bypass. External reference use is optional: REFIN can be overdriven (1.25–2.2 V) for improved accuracy, or REFBUF can be overdriven (2.5–5 V) when REFIN is grounded - making the LTC2341CUH-16#PBF fully functional with no external reference components.

How does the SoftSpan™ feature work on the LTC2341CUH-16#PBF?

The SoftSpan™ feature on the LTC2341CUH-16#PBF allows independent, conversion-by-conversion configuration of each channel's input range: ±4.096 V, 0–4.096 V, ±2.048 V, or 0–2.048 V. This is controlled via dedicated SPI register bits - enabling dynamic adaptation to varying sensor output levels (e.g., switching between thermocouple and RTD inputs) without hardware changes or gain-switching circuitry.

What digital interface options does the LTC2341CUH-16#PBF support?

The LTC2341CUH-16#PBF supports pin-selectable CMOS (1.8–5 V OVDD) or LVDS serial interfaces. LVDS mode provides superior noise immunity for long traces or noisy industrial environments, while CMOS mode offers simpler termination and lower power. Both modes support 1- or 2-lane SDO outputs and share identical timing parameters - allowing flexible system-level interface design without redesigning the ADC interface layer.

Is the LTC2341CUH-16#PBF pin-compatible with other members of the LTC2341 family?

Yes - the LTC2341CUH-16#PBF shares identical pinout, package (32-lead 5 mm × 5 mm QFN), and electrical interface with the LTC2341IUH-16#PBF (–40°C to 85°C) and LTC2341HUH-16#PBF (–40°C to 125°C). Only the temperature grade differs; all share identical SoftSpan configuration, timing, and reference behavior - enabling drop-in replacement for thermal derating or qualification upgrades.

LTC2341CUH-16#PBF Specifications

Product attributes: Attribute value

Manufacturer:: Analog Devices Inc.

Series:: SoftSpan™

Package/Case:: 32-WFQFN Exposed Pad

Packaging:: Tube

Product Status:: Active

Number of Bits:: 16

Sampling Rate (Per Second):: 666k

Number of Inputs:: 2

Input Type:: Differential

Data Interface:: LVDS - Serial, SPI

Configuration:: S/H-MUX-ADC

Ratio - S/H:ADC:: 1:1

Number of A/D Converters:: 1

Architecture:: SAR

Reference Type:: External, Internal

Voltage - Supply, Analog:: 5V

Voltage - Supply, Digital:: 5V

Features:: Simultaneous Sampling

Operating Temperature:: 0°C ~ 70°C

Supplier Device Package:: 32-QFN (5x5)

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

LTC2341CUH-16#PBF FAQ

1.How can I place an order for LTC2341CUH-16#PBF through Aetrix?

Please submit a Request for Quotation (RFQ) for LTC2341CUH-16#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for LTC2341CUH-16#PBF reliable?

The price and inventory of LTC2341CUH-16#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2341CUH-16#PBF is usually 5 days.

3.What payment methods are accepted for LTC2341CUH-16#PBF?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2341CUH-16#PBF transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for LTC2341CUH-16#PBF?

LTC2341CUH-16#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your LTC2341CUH-16#PBF order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for LTC2341CUH-16#PBF?

For technical support, including LTC2341CUH-16#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2341CUH-16#PBF requirements.

6.How does Aetrix verify that LTC2341CUH-16#PBF is sourced from the original manufacturer or authorized distributors?

All LTC2341CUH-16#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2341CUH-16#PBF meets industry standards.

7.What is the process for return or replacement of LTC2341CUH-16#PBF?

All LTC2341CUH-16#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2341CUH-16#PBF, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The LTC2341CUH-16#PBF part is unused and in its original packaging.

Return procedure for LTC2341CUH-16#PBF:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…