Analog Devices Inc. LTC2355CMSE-14#PBF
- Part No.:
- LTC2355CMSE-14#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width) Exposed Pad
- Datasheet:
-
LTC2355CMSE-14#PBF.pdf
- Description:
- IC ADC 14BIT SAR 10MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,411
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2355CMSE-14#PBF from Analog Devices (formerly Linear Technology) is a 14-bit, 3.5 Msps serial successive-approximation ADC with differential inputs, 3.3V single-supply operation, and integrated 2.5V bandgap reference. It delivers 74.2 dB SINAD at 100 kHz, 80 dB common-mode rejection, and operates in a 10-lead MSOP package. It is used in high-speed portable data acquisition where low power, small size, and differential noise immunity are critical.
For engineers reviewing the LTC2355CMSE-14#PBF datasheet, LTC2355CMSE-14#PBF pinout, LTC2355CMSE-14#PBF application, or LTC2355CMSE-14#PBF equivalent, key selection considerations include its 3.5 Msps sampling rate with 39 ns acquisition time, Sleep mode (13 µW), Nap mode (4 mW), SPI-compatible 3-wire interface, and 0 V to 2.5 V unipolar differential input range referenced to internal VREF.
Technical Context
The LTC2355CMSE-14#PBF implements a fully differential sample-and-hold architecture that accepts AIN+ and AIN– inputs with common-mode swing from 0 V to VDD (3.3 V) and differential span of 0 V to 2.5 V. Its timing logic synchronizes conversion on the rising edge of CONV and outputs 14-bit data over SDO during 16 SCK cycles, supporting full throughput at 63 MHz clock frequency.
It features three power states: Active (5.5 mA), Nap (1.1 mA), and Sleep (4 µA), entered via specific CONV pulse sequences without SCK activity. The internal 2.5 V reference has ±15 ppm/°C tempco and can be overdriven by an external 2.55 V to VDD reference, enabling precision scaling or improved noise performance.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 14-bit with no missing codes; LSB = 152 µV for 0 V–2.5 V full-scale range. |
| Sampling Rate | 3.5 Msps maximum; requires ≥63 MHz SCK with 2-cycle acquisition gap between conversions. |
| SINAD | 74.2 dB at 100 kHz input; defines usable dynamic range for medium-frequency signal digitization. |
| Common-Mode Rejection | 80 dB at 1 MHz; enables robust differential measurement in noisy industrial or motor-control environments. |
| Power Consumption | 18 mW active (5.5 mA @ 3.3 V); Sleep mode draws only 4 µA - critical for battery-powered DAQ systems. |
| Analog Input Range | Differential 0 V to 2.5 V; absolute AIN+/AIN– voltages must stay within 0 V to VDD (3.3 V). |
| Reference | Internal 2.5 V bandgap (±15 ppm/°C); overdrivable with external 2.55 V–3.3 V source for enhanced accuracy. |
Pinout & Package
Package: 10-lead plastic MSOP (MSE) with exposed pad (Pin 11), rated for 0°C to 70°C operation. Exposed pad must be soldered to PCB ground plane for thermal and electrical integrity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (AIN+) | Noninverting analog input | Accepts voltage up to VDD relative to AIN–; differential swing 0 V–2.5 V defines full-scale code. |
| 2 (AIN–) | Inverting analog input | Completes differential pair; common-mode range matches AIN+ (0 V to VDD); rejects shared noise. |
| 3 (VREF) | Reference buffer output | 2.5 V internal reference; requires ≥10 µF bypass to GND; supports external overdrive (2.55 V–VDD). |
| 4,5,6,11 (GND) | Analog/digital ground & exposed pad | All four GND pins plus exposed pad must connect directly to solid analog ground plane; carries analog/digital return currents. |
| 7 (VDD) | 3.3 V supply input | Single supply for entire device; requires local 10 µF + 0.1 µF bypassing; supplies analog core and digital I/O. |
| 8 (SDO) | Three-state serial data output | Outputs 14-bit conversion result from prior cycle; high-impedance when not active; compatible with SPI bus sharing. |
| 9 (SCK) | Serial clock input | TTL/CMOS-compatible (≤3.3 V); rising edge clocks data out and advances conversion state machine. |
| 10 (CONV) | Convert start input | Rising edge initiates sampling and conversion; also controls Nap/Sleep entry via pulse count without SCK activity. |
Key Features
| Feature | Design Value |
|---|---|
| Differential input architecture | Enables ground-loop elimination and >80 dB CMRR up to 1 MHz - essential for sensor interfaces in EMI-heavy environments. |
| Ultra-low-power Sleep mode | 4 µA quiescent current (13 µW @ 3.3 V) allows rapid wake-up while preserving battery life in intermittent-sampling systems. |
| Integrated 2.5 V reference | Factory-trimmed ±15 ppm/°C tempco; eliminates need for external reference IC unless higher precision or external sourcing is required. |
| 3-wire SPI-compatible interface | Uses only CONV, SCK, and SDO - reduces MCU GPIO count and simplifies layout vs. parallel or QSPI ADCs. |
| Small 10-lead MSOP package | 3 mm × 3 mm footprint with exposed pad supports compact, high-density PCB designs for portable instrumentation. |
Applications
| Communications Baseband Monitoring | Data Acquisition Systems |
|---|---|
Use Scenario: Real-time monitoring of RF front-end DC offsets and I/Q imbalance in LTE/5G small cells using baseband ADC sampling. IC Role / Device Role / Timing Role: High-speed, low-noise 14-bit ADC capturing differential baseband signals at 3.5 Msps with minimal latency. Use Value: 74.2 dB SINAD ensures accurate offset calibration; 80 dB CMRR suppresses coupled PA noise without additional filtering. |
Use Scenario: Portable environmental sensor hub acquiring temperature, pressure, and gas concentration from multiple transducers. IC Role / Device Role / Timing Role: Central ADC digitizing multiplexed differential sensor outputs with on-chip reference stability across temperature. Use Value: 14-bit resolution and 39 ns acquisition enable fast channel switching; Sleep mode extends battery life between readings. |
| Uninterruptible Power Supplies | Multiphase Motor Control |
Use Scenario: Voltage and current sensing in UPS inverters to detect grid anomalies and trigger seamless transfer to battery backup. IC Role / Device Role / Timing Role: Isolated differential ADC measuring shunt-based current and bus voltage with high common-mode transient immunity. Use Value: 0 V–2.5 V input range aligns with isolated amplifier outputs; 3.5 Msps supports real-time overcurrent detection within 300 ns. |
Use Scenario: Rotor position and phase current feedback in BLDC servo drives requiring synchronized multi-channel sampling. IC Role / Device Role / Timing Role: High-speed ADC capturing simultaneous A/B/C phase currents with precise timing alignment via CONV-triggered sampling. Use Value: Differential inputs reject PWM switching noise; 14-bit resolution enables fine torque control at low speeds. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADS8860IDRCT | 16-bit, 1 Msps, 2.5 V internal reference, SPI interface, same 10-pin WSON package but no Sleep mode. | Better resolution and INL (±0.5 LSB), but lower speed and no ultra-low-power shutdown - unsuitable for battery-constrained 3.5 Msps use cases. | Select when DC accuracy and 16-bit resolution outweigh speed and power requirements. |
| AD7960BCPZ-RL7 | 18-bit, 5 Msps, 3.3 V supply, LVDS interface, 32-lead LFCSP package, requires external reference and driver. | Higher resolution and speed, but demands complex layout, external components, and consumes ~40 mW active - increases BOM and design effort. | Select when system requires >14-bit ENOB and can accommodate larger footprint, higher cost, and greater power budget. |
Compared with ADS8860IDRCT and AD7960BCPZ-RL7, the LTC2355CMSE-14#PBF uniquely balances 14-bit precision, 3.5 Msps throughput, sub-20 mW power, and integrated reference in a 10-lead MSOP - making it optimal for space- and energy-constrained portable DAQ and motor control.
Availability
LTC2355CMSE-14#PBF is available at Aetrix Electronics and suitable for communications baseband monitoring, portable data acquisition systems, and uninterruptible power supplies requiring stable component supply, long-term lifecycle support, and consistent parametric performance across production batches.
Supply support for LTC2355CMSE-14#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing technologies, serving industrial, automotive, communications, and healthcare markets.
The LTC2355 family was designed by Linear Technology (acquired by ADI in 2017) to deliver high-speed, low-power, precision SAR ADC performance in miniature packages for portable and space-constrained instrumentation applications.
FAQ
What is the maximum sampling rate of the LTC2355CMSE-14#PBF, and what clock frequency is required?
The LTC2355CMSE-14#PBF achieves a maximum sampling rate of 3.5 Msps. To sustain this rate, the SCK clock must run at ≥63 MHz, with two additional clock cycles allocated for acquisition time between consecutive conversions. At lower SCK frequencies, the effective throughput decreases proportionally due to longer conversion + acquisition periods.
Does the LTC2355CMSE-14#PBF require an external reference, or does it have an internal one?
The LTC2355CMSE-14#PBF includes a factory-trimmed 2.5 V internal bandgap reference (Pin 3, VREF) with ±15 ppm/°C tempco. It does not require an external reference for basic operation. However, the VREF pin can be overdriven with an external 2.55 V to 3.3 V reference to improve accuracy, stability, or noise performance in demanding applications.
How does the Sleep mode of the LTC2355CMSE-14#PBF work, and how is it activated?
Sleep mode reduces the LTC2355CMSE-14#PBF's supply current to 4 µA (13 µW). It is activated by applying four or more rising edges on the CONV pin while holding SCK static (high or low). Wake-up occurs on the first SCK rising edge after Sleep entry, with VREF settling in 2 ms - a delay that must be accounted for in low-duty-cycle sampling systems.
What is the analog input voltage range specification for the LTC2355CMSE-14#PBF?
The LTC2355CMSE-14#PBF accepts a differential input range of 0 V to 2.5 V (unipolar) between AIN+ and AIN–. Both inputs must remain within the common-mode range of 0 V to VDD (3.3 V). Exceeding either limit causes saturation: output code = 0x0000 for <0 V differential, or 0x3FFF for >2.5 V differential.
Can the LTC2355CMSE-14#PBF interface directly with a standard SPI microcontroller?
Yes - the LTC2355CMSE-14#PBF uses a 3-wire SPI-compatible interface (CONV, SCK, SDO) with no chip-select line. CONV replaces the typical CS# function: a rising edge initiates conversion and data output begins on the subsequent SCK edges. SDO is three-state, allowing bus sharing. No level-shifting is needed for 3.3 V MCU I/O.
LTC2355CMSE-14#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width) Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Number of Bits:
- 14
- Sampling Rate (Per Second):
- 3.5M
- Number of Inputs:
- 1
- Input Type:
- Differential, Single Ended
- Data Interface:
- SPI
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 3.1V ~ 3.6V
- Voltage - Supply, Digital:
- 3.1V ~ 3.6V
- Features:
- -
- Operating Temperature:
- 0°C ~ 70°C
- Supplier Device Package:
- 10-MSOP-EP
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
LTC2355CMSE-14#PBF FAQ
1.How can I place an order for LTC2355CMSE-14#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC2355CMSE-14#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC2355CMSE-14#PBF reliable?
The price and inventory of LTC2355CMSE-14#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2355CMSE-14#PBF is usually 5 days.
3.What payment methods are accepted for LTC2355CMSE-14#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2355CMSE-14#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC2355CMSE-14#PBF?
LTC2355CMSE-14#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC2355CMSE-14#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC2355CMSE-14#PBF?
For technical support, including LTC2355CMSE-14#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2355CMSE-14#PBF requirements.
6.How does Aetrix verify that LTC2355CMSE-14#PBF is sourced from the original manufacturer or authorized distributors?
All LTC2355CMSE-14#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2355CMSE-14#PBF meets industry standards.
7.What is the process for return or replacement of LTC2355CMSE-14#PBF?
All LTC2355CMSE-14#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2355CMSE-14#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC2355CMSE-14#PBF part is unused and in its original packaging.
Return procedure for LTC2355CMSE-14#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC2355CMSE-14#PBF Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

