Analog Devices Inc. LTC2355IMSE-12#PBF
- Part No.:
- LTC2355IMSE-12#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width) Exposed Pad
- Datasheet:
-
LTC2355IMSE-12#PBF.pdf
- Description:
- IC ADC 12BIT SAR 10MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,746
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2355IMSE-12#PBF from Analog Devices (formerly Linear Technology) is a 12-bit, 3.5 Msps serial successive-approximation ADC with differential inputs, 3.3V single-supply operation, 71.1 dB SINAD at 100 kHz, and 80 dB common-mode rejection. It features an internal 2.5V bandgap reference, Sleep mode (13 µW), Nap mode (4 mW), and operates across –40°C to +85°C in a 10-lead MSOP package - ideal for portable high-speed data acquisition systems.
For engineers reviewing the LTC2355IMSE-12#PBF datasheet, LTC2355IMSE-12#PBF pinout, LTC2355IMSE-12#PBF application, or LTC2355IMSE-12#PBF equivalent, key selection considerations include its 3.5 Msps sampling rate with 39 ns acquisition time, SPI-compatible 3-wire interface timing, unipolar 0 V to 2.5 V differential input range, and low-power shutdown modes for battery-constrained embedded signal chains.
Technical Context
The LTC2355IMSE-12#PBF implements a fully differential sample-and-hold front-end paired with a 12-bit SAR core, enabling rejection of ground-loop noise and common-mode interference up to 100 MHz. Its timing logic synchronizes conversion start (CONV↑) with a 16-cycle SCK-driven serial output sequence, supporting full 3.5 Msps throughput when two extra clock cycles are allocated between conversions.
It integrates a factory-trimmed 2.5 V bandgap reference with ±15 ppm/°C tempco and supports external overdrive (2.55 V to VDD). Input voltage compliance spans 0 V to VDD on both AIN+ and AIN–, while differential swing is strictly limited to 0 V to 2.5 V - ensuring monotonicity and no missing codes across temperature.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 12-bit with guaranteed no missing codes - ensures monotonic transfer function for precision measurement. |
| Sampling Rate | 3.5 Msps maximum - enables real-time capture of signals up to 1.75 MHz (Nyquist-limited). |
| SINAD | 71.1 dB at 100 kHz input - defines effective resolution (~11.5 ENOB) in dynamic signal acquisition. |
| Common-Mode Rejection | 80 dB at 1 MHz - suppresses shared noise in sensor interfaces without requiring matched PCB routing. |
| Supply Current | 5.5 mA active, 4 µA Sleep - allows microcontroller-gated power cycling in portable instrumentation. |
| Input Range | 0 V to 2.5 V differential, 0 V to 3.3 V common-mode - supports single-supply sensor interfacing with rail-to-rail input buffers. |
| Reference | Internal 2.5 V bandgap, overdrivable to 2.55 V–3.3 V - eliminates external reference IC while permitting calibration-grade accuracy. |
Pinout & Package
Package: 10-lead plastic MSOP (MSE) with exposed pad (Pin 11), rated for –40°C to +85°C operation. Exposed pad must be soldered to PCB ground plane for thermal and electrical performance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| AIN+ | Noninverting analog input | Differential input node; accepts 0 V to VDD common-mode voltage with 0 V to 2.5 V differential swing relative to AIN–. |
| AIN– | Inverting analog input | Differential input node; complements AIN+ to define unipolar difference (AIN+ – AIN–) as conversion input. |
| VREF | Reference buffer output | 2.5 V internal reference; requires ≥10 µF bypass to GND; can be overdriven by external 2.55 V–VDD source. |
| GND (Pins 4, 5, 6, 11) | Analog/digital ground & thermal pad | All four pins and exposed pad must connect directly to solid analog ground plane - critical for noise immunity and thermal dissipation. |
| VDD | 3.3 V supply input | Single power rail for entire device; requires local 10 µF + 0.1 µF bypassing; supplies analog core and digital I/O. |
| SDO | Three-state serial data output | Outputs 12-bit result from previous conversion on SCK rising edges; tri-states when CONV inactive. |
| SCK | Serial clock input | Drives conversion sequencing and data readout; TTL/CMOS-compatible; wakes device from Sleep/Nap on first edge. |
| CONV | Convert start trigger | Rising edge initiates sampling and conversion; multiple pulses (with static SCK) enter Nap/Sleep modes. |
Key Features
| Feature | Design Value |
|---|---|
| Differential input architecture | Enables ground-loop elimination and noise rejection in industrial sensor front-ends without external instrumentation amplifiers. |
| 39 ns acquisition time | Allows full 3.5 Msps throughput with minimal external driver bandwidth requirement - simplifies op-amp selection (e.g., LT6200). |
| 13 µW Sleep mode | Reduces system standby power in battery-powered DAQ nodes - wake-up latency <2 ms due to VREF settling time. |
| 80 dB CMRR at 1 MHz | Maintains accuracy in noisy environments (e.g., motor drives, power converters) where common-mode transients exceed 1 V/ns. |
| Internal 2.5 V reference | Eliminates external reference IC and associated layout complexity while delivering ±15 ppm/°C stability over temperature. |
Applications
| Communications Baseband Sampling | Data Acquisition Systems |
|---|---|
Use Scenario: Digitizing IF signals in software-defined radio receivers with DC-coupled analog front-ends. IC Role / Device Role / Timing Role: High-speed SAR ADC capturing baseband I/Q channels at 3.5 Msps with differential input rejection of LO leakage. Use Value: 71.1 dB SINAD preserves EVM in QPSK/QAM waveforms; 80 dB CMRR suppresses coupled transmitter noise without baluns. | Use Scenario: Portable environmental monitoring units measuring multi-sensor analog outputs (thermocouples, strain gauges, pH). IC Role / Device Role / Timing Role: Central 12-bit ADC interfacing isolated sensor conditioners via differential twisted-pair traces. Use Value: 0 V to 2.5 V unipolar range matches standard sensor output spans; Sleep mode extends battery life beyond 1 year. |
| Uninterruptible Power Supplies | Multiphase Motor Control |
Use Scenario: Real-time AC line voltage and current monitoring during grid anomaly detection and switchover events. IC Role / Device Role / Timing Role: Simultaneous sampling of voltage and current transformers for RMS, THD, and zero-crossing analysis. Use Value: 39 ns acquisition time ensures accurate capture of fast transients (<100 ns rise); 3.3 V single supply simplifies auxiliary power design. | Use Scenario: Closed-loop current sensing in BLDC inverters using shunt resistors with differential amplification. IC Role / Device Role / Timing Role: High-speed ADC digitizing phase currents synchronized to PWM dead-time intervals. Use Value: Differential input rejects common-mode switching noise from gate drivers; 3.5 Msps supports >10 kHz current loop bandwidth. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADS8860IDRCT | 16-bit, 1 Msps, 3.3 V supply, SPI interface, no internal reference - requires external 2.5 V reference. | Better DC accuracy (±0.5 LSB INL) but lower speed; suited for precision DC-coupled measurements, not RF/IF sampling. | Select when ENOB >11.5 and sampling rate <1.5 Msps suffice; avoid if Sleep mode or integrated reference is required. |
| AD7960BCPZ-RL7 | 18-bit, 5 Msps, 5 V supply, LVDS/CMOS parallel output, external reference only - higher power (41 mW active). | Higher resolution and speed but incompatible supply voltage and interface; demands complex layout for LVDS timing. | Choose for metrology-grade applications needing >16-bit linearity; not drop-in due to voltage, interface, and thermal constraints. |
Compared with ADS8860IDRCT and AD7960BCPZ-RL7, the LTC2355IMSE-12#PBF delivers optimal balance of speed (3.5 Msps), ultra-low sleep power (13 µW), integrated reference, and compact MSOP packaging - making it uniquely suitable for space- and energy-constrained portable DAQ where 12-bit fidelity is sufficient.
Availability
LTC2355IMSE-12#PBF is available at Aetrix Electronics and suitable for portable data acquisition systems, uninterruptible power supplies, and multiphase motor control applications requiring stable component supply, extended temperature support (–40°C to +85°C), and long-term production continuity.
Supply support for LTC2355IMSE-12#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing technologies, serving industrial, automotive, communications, and healthcare markets.
The LTC2355IMSE-12#PBF belongs to ADI's legacy Linear Technology precision data converter portfolio, designed specifically for high-speed, low-power, single-supply applications where differential input noise immunity and small-footprint integration are critical.
FAQ
What is the maximum sampling rate of the LTC2355IMSE-12#PBF and what clock frequency is required?
The LTC2355IMSE-12#PBF achieves a maximum sampling rate of 3.5 Msps. This requires a 63 MHz SCK clock when two additional clock cycles are allowed after the 16-bit data stream for acquisition time between conversions. At lower rates, slower clocks may be used without performance loss, as analog performance is guaranteed down to 15.872 ns minimum SCK period (≈63 MHz).
Does the LTC2355IMSE-12#PBF require an external reference voltage?
No, the LTC2355IMSE-12#PBF includes a factory-trimmed 2.5 V internal bandgap reference with ±15 ppm/°C tempco. The VREF pin (Pin 3) must be bypassed with ≥10 µF capacitance to ground. An external reference (2.55 V to VDD) may optionally overdrive VREF for improved accuracy or calibration traceability - but it is not required for basic operation of the LTC2355IMSE-12#PBF.
How does the Sleep mode of the LTC2355IMSE-12#PBF operate and what is its wake-up time?
Sleep mode is entered after four or more CONV pulses with SCK held static (high or low), reducing supply current to 4 µA and total power to 13 µW. Wake-up occurs on the first SCK rising edge, initiating VREF re-stabilization. The internal reference settles in 2 ms (with 10 µF load), after which valid conversions resume - meaning the LTC2355IMSE-12#PBF is fully operational within 2 ms of wake-up.
What are the absolute voltage limits for AIN+ and AIN– on the LTC2355IMSE-12#PBF?
Per Absolute Maximum Ratings, AIN+ and AIN– must remain within –0.3 V to (VDD + 0.3 V), i.e., –0.3 V to 3.6 V for VDD = 3.3 V. However, for proper linear operation, the differential voltage (AIN+ – AIN–) must stay within 0 V to 2.5 V, and the common-mode voltage on each input must stay between 0 V and VDD. Exceeding these functional ranges causes saturation (all zeros or all ones) but does not damage the LTC2355IMSE-12#PBF.
Can the LTC2355IMSE-12#PBF interface directly with a microcontroller GPIO without level-shifting?
Yes - the LTC2355IMSE-12#PBF digital interface (CONV, SCK, SDO) is compatible with 3.3 V CMOS and TTL logic levels: VIH = 2.4 V min, VIL = 0.6 V max at VDD = 3.3 V. When interfaced with a 3.3 V microcontroller, no level-shifting is needed. For 1.8 V or 5 V controllers, level translation is required on all three signal lines to avoid violating input voltage ratings of the LTC2355IMSE-12#PBF.
LTC2355IMSE-12#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width) Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Number of Bits:
- 12
- Sampling Rate (Per Second):
- 3.5M
- Number of Inputs:
- 1
- Input Type:
- Differential, Single Ended
- Data Interface:
- SPI
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 3.1V ~ 3.6V
- Voltage - Supply, Digital:
- 3.1V ~ 3.6V
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 10-MSOP-EP
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
LTC2355IMSE-12#PBF FAQ
1.How can I place an order for LTC2355IMSE-12#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC2355IMSE-12#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC2355IMSE-12#PBF reliable?
The price and inventory of LTC2355IMSE-12#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2355IMSE-12#PBF is usually 5 days.
3.What payment methods are accepted for LTC2355IMSE-12#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2355IMSE-12#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC2355IMSE-12#PBF?
LTC2355IMSE-12#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC2355IMSE-12#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC2355IMSE-12#PBF?
For technical support, including LTC2355IMSE-12#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2355IMSE-12#PBF requirements.
6.How does Aetrix verify that LTC2355IMSE-12#PBF is sourced from the original manufacturer or authorized distributors?
All LTC2355IMSE-12#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2355IMSE-12#PBF meets industry standards.
7.What is the process for return or replacement of LTC2355IMSE-12#PBF?
All LTC2355IMSE-12#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2355IMSE-12#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC2355IMSE-12#PBF part is unused and in its original packaging.
Return procedure for LTC2355IMSE-12#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC2355IMSE-12#PBF Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

