Analog Devices Inc. LTC2355IMSE-12#TRPBF
- Part No.:
- LTC2355IMSE-12#TRPBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width) Exposed Pad
- Datasheet:
-
LTC2355IMSE-12#TRPBF.pdf
- Description:
- IC ADC 12BIT SAR 10MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,385
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2355IMSE-12#TRPBF from Analog Devices (formerly Linear Technology) is a 12-bit, 3.5 Msps serial successive-approximation ADC with differential inputs, single 3.3V supply operation, and 80 dB common-mode rejection. It delivers 71.1 dB SINAD at 100 kHz input, consumes only 5.5 mA active current (18 mW), and features Sleep mode (13 µW) for portable high-speed data acquisition.
For engineers reviewing the LTC2355IMSE-12#TRPBF datasheet, LTC2355IMSE-12#TRPBF pinout, LTC2355IMSE-12#TRPBF application, or LTC2355IMSE-12#TRPBF equivalent, key selection criteria include its 3.5 Msps sampling rate, 0 V to 2.5 V unipolar differential input range, 3-wire SPI-compatible interface, MSOP-10 package with exposed pad, and dual shutdown modes (Nap/ Sleep) for dynamic power management in battery-sensitive systems.
Technical Context
The LTC2355IMSE-12#TRPBF employs a fully differential sample-and-hold architecture with 39 ns acquisition time and 1 ns aperture delay jitter (0.3 ps typical), enabling accurate high-frequency signal capture. Its internal 2.5 V bandgap reference (±15 ppm/°C tempco) supports unipolar conversion of AIN+–AIN– differences while rejecting common-mode noise up to 100 MHz.
Timing is controlled via external SCK and CONV signals: conversion starts on CONV rising edge, and 16-bit serial output (MSB-first, 12-bit valid + 4 LSBs ignored) is clocked out over 16 SCK cycles. Full 3.5 Msps throughput requires 63 MHz SCK and allows 2-cycle acquisition gap between conversions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 12-bit with no missing codes - guarantees monotonic transfer function for precision control and measurement. |
| Sampling Rate | 3.5 Msps maximum - supports real-time capture of signals up to 1.75 MHz (Nyquist) in high-speed DAQ and motor control. |
| SINAD | 71.1 dB at 100 kHz input - enables >11.5 ENOB for accurate amplitude fidelity in communications and sensor interfaces. |
| Power Consumption | 18 mW active / 13 µW Sleep - allows continuous monitoring in energy-constrained IoT nodes without thermal derating. |
| Input Range | 0 V to 2.5 V differential (AIN+ – AIN–), common-mode 0 V to VDD - simplifies single-supply front-end design with ground-referenced sensors. |
| Common-Mode Rejection | 80 dB at 1 MHz - eliminates ground-loop errors and EMI coupling in industrial transducer interfaces. |
| Reference | Internal 2.5 V bandgap (overdrivable to 2.55–3.3 V) - eliminates external reference IC, reduces BOM count, and ensures stable full-scale scaling. |
Pinout & Package
Package: 10-lead plastic MSOP (MSE) with exposed pad (Pin 11), θJA = 40°C/W, TJMAX = 125°C. Exposed pad must be soldered to PCB ground plane for thermal and electrical performance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (AIN+) | Noninverting analog input | Differential input node; accepts 0–VDD common-mode voltage with ±2.5 V differential swing relative to AIN–. |
| 2 (AIN–) | Inverting analog input | Differential input node; complements AIN+ to enable true differential sampling and CMRR optimization. |
| 3 (VREF) | Internal reference output | 2.5 V buffered reference; requires ≥10 µF ceramic bypass to GND; can be overdriven by external 2.55–VDD reference. |
| 4, 5, 6, 11 (GND) | Analog/digital ground & exposed pad | Low-impedance return path for analog currents, digital outputs, and thermal dissipation; all must connect to solid analog ground plane. |
| 7 (VDD) | 3.3 V supply input | Single power rail for entire device; requires local 10 µF + 0.1 µF bypassing; supplies both analog core and digital interface. |
| 8 (SDO) | Three-state serial data output | MSB-first 16-bit frame (12 valid bits); tri-states when CONV inactive - enables bus sharing in multi-ADC systems. |
| 9 (SCK) | Serial clock input | TTL/3.3 V CMOS-compatible; controls data timing and wakes device from Sleep/Nap modes on rising edge. |
| 10 (CONV) | Convert start input | Rising-edge-triggered; initiates sampling and conversion; sequence of pulses selects Nap (2×) or Sleep (4×) mode. |
Key Features
| Feature | Design Value |
|---|---|
| Differential input architecture | Enables direct connection to bridge sensors, current shunts, and isolated amplifiers without level-shifting circuitry. |
| 39 ns acquisition time | Supports full 3.5 Msps throughput with minimal dead time; compatible with low-bandwidth op amps when source impedance ≤1 kΩ. |
| 0.3 ps aperture jitter (typ) | Minimizes sampling uncertainty for high-SNR applications like RF IF digitization and precision spectroscopy. |
| Sleep mode (13 µW) | Reduces standby power by >99.7% vs active mode - extends battery life in wake-on-event sensor nodes. |
| 80 dB CMRR up to 100 MHz | Suppresses switching noise from DC/DC converters and digital clocks in mixed-signal PCB layouts. |
| 3-wire SPI-compatible interface | Eliminates CS pin requirement; simplifies microcontroller GPIO usage and reduces routing congestion on dense boards. |
Applications
| Communications Baseband | Data Acquisition Systems |
|---|---|
|
Use Scenario: Digitizing I/Q signals from RF mixers in LTE small-cell base stations. IC Role / Device Role / Timing Role: High-speed, low-noise ADC capturing 1.4 MHz IF waveforms with minimal harmonic distortion. Use Value: 74.2 dB SINAD at 1.4 MHz preserves EVM performance; differential inputs reject LO leakage and power supply ripple. |
Use Scenario: Multi-channel voltage monitoring in industrial PLC analog input modules. IC Role / Device Role / Timing Role: Precision 12-bit sampling of 4–20 mA loop transducers and thermocouple amplifiers. Use Value: 80 dB CMRR rejects ground potential differences across distributed I/O racks; Sleep mode enables periodic polling without CPU intervention. |
| Uninterruptible Power Supplies | Multiphase Motor Control |
|
Use Scenario: Real-time AC line voltage and current sensing during battery-backup switchover events. IC Role / Device Role / Timing Role: Simultaneous sampling of voltage and current for RMS calculation and waveform analysis. Use Value: 3.5 Msps rate captures transient surges and zero-crossings with <100 ns timing resolution; 0–2.5 V input range matches isolated amplifier outputs. |
Use Scenario: Current feedback sampling in servo drives controlling PMSM motors with field-oriented control. IC Role / Device Role / Timing Role: High-speed ADC synchronizing with PWM periods to measure phase currents at precise commutation points. Use Value: 39 ns acquisition time enables sampling within short PWM dead times; differential inputs reject gate-drive noise coupled into current shunts. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADS8860IDRCT | 16-bit, 1 Msps, 3.3 V supply, SPI interface; higher resolution but lower speed and no Sleep mode. | Better DC accuracy for precision instrumentation; unsuitable for >1.5 Msps real-time control loops. | Select when ENOB > 14 is required and sampling rate ≤1 Msps suffices. |
| AD7960BCPZ-RL7 | 18-bit, 5 Msps, 5 V supply, LVDS interface; higher speed/resolution but requires dual supply and complex layout. | Higher dynamic range for medical imaging; incompatible pinout and power scheme; needs LVDS receiver. | Select for ultra-high-fidelity applications where 5 Msps and 91 dB SNR justify added system complexity. |
Compared with ADS8860IDRCT and AD7960BCPZ-RL7, the LTC2355IMSE-12#TRPBF uniquely balances 3.5 Msps throughput, 12-bit precision, ultra-low Sleep power (13 µW), and single-supply 3.3 V operation in a compact MSOP-10 - making it optimal for portable, thermally constrained, and cost-sensitive high-speed DAQ designs.
Availability
LTC2355IMSE-12#TRPBF is available at Aetrix Electronics and suitable for high-speed data acquisition systems, uninterruptible power supplies, and multiphase motor control applications requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for LTC2355IMSE-12#TRPBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and healthcare markets.
The LTC2355 family was designed specifically for portable, power-sensitive, high-speed data acquisition where differential input integrity, low latency, and minimal board space are critical - targeting applications from battery-powered test equipment to real-time motor controllers.
FAQ
What is the maximum sampling rate of the LTC2355IMSE-12#TRPBF and what clock frequency is required?
The LTC2355IMSE-12#TRPBF achieves a maximum sampling rate of 3.5 Msps. To sustain this rate, a 63 MHz SCK clock is required, allowing two additional clock cycles between conversions for acquisition. At lower rates, SCK may be reduced, but minimum SCK period remains 15.872 ns to maintain specified analog performance.
Does the LTC2355IMSE-12#TRPBF require an external reference voltage?
No, the LTC2355IMSE-12#TRPBF includes a factory-trimmed 2.5 V internal bandgap reference with ±15 ppm/°C tempco. The VREF pin (Pin 3) must be bypassed with ≥10 µF capacitance to GND. An external reference (2.55 V to VDD) may overdrive VREF for improved accuracy or temperature stability, but is not required.
How does the Sleep mode of the LTC2355IMSE-12#TRPBF reduce power consumption?
The LTC2355IMSE-12#TRPBF enters Sleep mode after four CONV pulses with SCK held static, reducing supply current to 4 µA (13 µW at 3.3 V). In Sleep mode, the internal reference and analog core are powered down; wake-up occurs on the first SCK rising edge, with 2 ms VREF settling time before valid conversions resume.
What is the analog input voltage range specification for the LTC2355IMSE-12#TRPBF?
The LTC2355IMSE-12#TRPBF accepts a differential input range of 0 V to 2.5 V (AIN+ – AIN–) when using the internal reference. Both AIN+ and AIN– may swing from 0 V to VDD (3.3 V) in common mode. Input voltages outside –0.3 V to (VDD + 0.3 V) risk damage per absolute maximum ratings.
Can the LTC2355IMSE-12#TRPBF interface directly with a microcontroller SPI port?
Yes, the LTC2355IMSE-12#TRPBF uses a 3-wire SPI-compatible interface (SCK, CONV, SDO) with no chip-select pin. CONV replaces CS functionality. SDO is three-state and goes Hi-Z when CONV is low, enabling shared bus operation. It supports standard SPI clock polarity/phase (CPOL=0, CPHA=0) and TTL/3.3 V CMOS logic levels.
LTC2355IMSE-12#TRPBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width) Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Number of Bits:
- 12
- Sampling Rate (Per Second):
- 3.5M
- Number of Inputs:
- 1
- Input Type:
- Differential, Single Ended
- Data Interface:
- SPI
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 3.1V ~ 3.6V
- Voltage - Supply, Digital:
- 3.1V ~ 3.6V
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 10-MSOP-EP
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
LTC2355IMSE-12#TRPBF FAQ
1.How can I place an order for LTC2355IMSE-12#TRPBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC2355IMSE-12#TRPBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC2355IMSE-12#TRPBF reliable?
The price and inventory of LTC2355IMSE-12#TRPBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2355IMSE-12#TRPBF is usually 5 days.
3.What payment methods are accepted for LTC2355IMSE-12#TRPBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2355IMSE-12#TRPBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC2355IMSE-12#TRPBF?
LTC2355IMSE-12#TRPBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC2355IMSE-12#TRPBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC2355IMSE-12#TRPBF?
For technical support, including LTC2355IMSE-12#TRPBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2355IMSE-12#TRPBF requirements.
6.How does Aetrix verify that LTC2355IMSE-12#TRPBF is sourced from the original manufacturer or authorized distributors?
All LTC2355IMSE-12#TRPBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2355IMSE-12#TRPBF meets industry standards.
7.What is the process for return or replacement of LTC2355IMSE-12#TRPBF?
All LTC2355IMSE-12#TRPBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2355IMSE-12#TRPBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC2355IMSE-12#TRPBF part is unused and in its original packaging.
Return procedure for LTC2355IMSE-12#TRPBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC2355IMSE-12#TRPBF Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

