Analog Devices Inc. LTC2366ITS8#TRPBF
- Part No.:
- LTC2366ITS8#TRPBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- SOT-23-8 Thin, TSOT-23-8
- Datasheet:
-
LTC2366ITS8#TRPBF.pdf
- Description:
- IC ADC 12BIT SAR TSOT23-8
- Quantity:
- Payment:

- Shipping:

Inventory:4,249
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2366ITS8#TRPBF from Analog Devices (formerly Linear Technology) is a 3Msps, 12-bit successive-approximation analog-to-digital converter (SAR ADC) in an 8-lead TSOT-23 package. It operates from a single 2.35V–3.6V supply, draws 2.6mA typical current, delivers 72dB SINAD and –80.3dB THD at 3Msps, and features dedicated VREF and OVDD pins for flexible reference and digital output voltage control - ideal for battery-powered instrumentation and compact sensor interfaces.
For engineers reviewing the LTC2366ITS8#TRPBF datasheet, LTC2366ITS8#TRPBF pinout, LTC2366ITS8#TRPBF application, or LTC2366ITS8#TRPBF equivalent, key selection criteria include guaranteed –40°C to 85°C operation, 3Msps throughput with no data latency, SPI/MICROWIRE-compatible serial interface, 1.4V–3.6V external reference support, and high-impedance single-ended analog input enabling direct transducer connection without gain stages.
Technical Context
The LTC2366ITS8#TRPBF implements a switched-capacitor SAR architecture with integrated sample-and-hold, achieving full-scale input range of 0V to VREF (1.4V–3.6V) and aperture jitter of only 0.3ns. Its timing-critical serial interface requires precise CS/SCK coordination: conversion starts on CS falling edge, 12-bit result is shifted MSB-first across 16 SCK cycles (two leading zeros + 12 data bits + two trailing zeros), and SDO enters Hi-Z state after the 16th SCK falling edge or earlier if CS rises.
It supports sleep mode with 0.1µA typical supply current and enables system-level power optimization via serial command sequencing. The TS8 package's separate OVDD (1V–VDD) pin allows independent control of SDO output swing, ensuring interoperability with 1.8V/2.5V/3V logic domains while maintaining full 12-bit resolution and dynamic performance across temperature.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Sampling Rate | 3Msps maximum - enables undersampling of RF and IF signals up to 1.5MHz Nyquist bandwidth with maintained ENOB > 11 bits. |
| Resolution | 12-bit with no missing codes - guarantees monotonic transfer function and deterministic code transitions for closed-loop control. |
| SINAD | 72dB at fIN = 994kHz, fSMPL = 3Msps - ensures ≥11.7 effective bits for precision measurement applications. |
| THD | –80.3dB at fIN = 994kHz - suppresses harmonic distortion critical for spectral purity in communication receivers. |
| Supply Current | 2.6mA typical at 3Msps - achieves 6mW total power dissipation, enabling continuous high-speed acquisition in thermally constrained designs. |
| Reference Range | VREF = 1.4V to VDD - supports reduced-span operation down to 342µV LSB step size for low-voltage sensor interfacing. |
| Operating Temp | –40°C to +85°C - qualified for industrial and automotive under-hood environments without derating. |
Pinout & Package
Package: 8-lead plastic TSOT-23 (3mm × 1.7mm × 0.8mm), exposed pad optional, RoHS-compliant, tape-and-reel (2500 pcs/reel).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD (Pin 1) | Analog supply input | 2.35V–3.6V main supply; powers internal analog circuitry and defines VREF upper limit; requires 10µF ceramic bypass to GND. |
| VREF (Pin 2) | External reference input | Defines full-scale analog input range (0V to VREF); supports 1.4V–VDD range; requires 4.7µF ceramic bypass to GND. |
| GND (Pin 3) | Analog ground reference | Primary return path for analog signals and internal sampling; must connect directly to solid ground plane. |
| AIN (Pin 4) | Analog input | Single-ended, high-impedance input (±1µA leakage); accepts 0V to VREF; no external driver required for most sensors. |
| OVDD (Pin 5) | Digital output supply | 1V–VDD supply for SDO output driver; sets logic-high level independently of VDD - enables mixed-voltage system interfacing. |
| SDO (Pin 6) | Serial data output | Three-state, MSB-first output; drives 12-bit result plus two leading/trailing zeros; Hi-Z when CS = HIGH or after 16th SCK fall. |
| SCK (Pin 7) | Serial clock input | Accepts up to 48MHz clock; falling edge clocks data out; timing-critical for throughput (tTHROUGHPUT = 333ns min). |
| CS (Pin 8) | Chip select input | Active-low conversion trigger; falling edge initiates sampling and enables SDO; rising edge terminates data transfer. |
Key Features
| Feature | Design Value |
|---|---|
| No data latency | Conversion result available immediately after final SCK edge - eliminates pipeline delay in real-time feedback loops. |
| Flexible reference interface | VREF pin accepts externally generated precision reference (e.g., LT6654), enabling calibrated absolute measurements independent of VDD variation. |
| Independent digital I/O supply | OVDD pin decouples SDO logic levels from analog supply - permits seamless integration with 1.8V FPGAs or 2.5V microcontrollers without level shifters. |
| Ultra-low sleep current | 0.1µA typical supply current in sleep mode - reduces quiescent power by >26,000× versus active operation for duty-cycled sensing. |
| High-impedance analog input | ±1µA input leakage and 4pF input capacitance during conversion - minimizes loading on high-Z sources like piezoelectric sensors or pH electrodes. |
Applications
| Portable Medical Sensors | Industrial Process Monitoring |
|---|---|
Use Scenario: Battery-powered ECG front-end digitizing low-amplitude biopotential signals in handheld diagnostic devices. IC Role / Device Role / Timing Role: 12-bit SAR ADC capturing 3Msps sampled waveforms with 72dB SINAD to preserve QRS complex fidelity. Use Value: Direct AIN connection eliminates op-amp gain stage, reducing BOM count, power, and noise floor - extends battery life beyond 72 hours per charge. | Use Scenario: High-speed vibration monitoring on rotating machinery using MEMS accelerometers with ±2g full-scale output. IC Role / Device Role / Timing Role: Sampling accelerometer output at 3Msps to capture transient shock events above 1MHz bandwidth. Use Value: Full-power bandwidth of 50MHz enables faithful reconstruction of mechanical resonance peaks without aliasing artifacts. |
| Automotive ADAS Preprocessing | Communications Receiver IF Digitization |
Use Scenario: Radar signal conditioning module digitizing intermediate frequency outputs from 77GHz mmWave transceivers. IC Role / Device Role / Timing Role: Undersampling 1.2GHz IF signals at 3Msps with 72dB SINAD to extract baseband modulation. Use Value: Full-linear bandwidth of 2.5MHz maintains ≥68dB SINAD up to Nyquist, supporting wideband FM and OFDM demodulation. | Use Scenario: Software-defined radio (SDR) receiver digitizing 100MHz–200MHz IF signals in compact base stations. IC Role / Device Role / Timing Role: High-SNR ADC providing 73dB SNR at 1MHz input for clean spectral analysis and channel estimation. Use Value: Transition noise of 0.34LSB RMS ensures Gaussian histogram distribution - critical for accurate error vector magnitude (EVM) calculation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADS8860IDRCT | 16-bit, 1Msps, 2.5V supply only, no OVDD pin, SPI-only interface | Higher resolution but lower speed; lacks independent digital supply - requires level-shifting for 1.8V logic | Select when resolution >12-bit is mandatory and 1Msps suffices; avoid for 3Msps or mixed-voltage systems. |
| MAX11198ETE+ | 12-bit, 3Msps, 2.7V–3.6V supply, no VREF pin (internal ref), 10-pin µMAX | Integrated 2.048V reference simplifies layout but fixes full-scale range; larger package increases board area | Select when board space permits larger footprint and fixed 2.048V span is acceptable; avoid when variable reference or minimal size is required. |
Compared with ADS8860IDRCT and MAX11198ETE+, the LTC2366ITS8#TRPBF uniquely combines 3Msps speed, external VREF flexibility, OVDD-based logic compatibility, and TSOT-23 miniaturization - making it optimal for space-constrained, multi-supply, high-throughput sensor nodes where design margin and interface adaptability are critical.
Availability
LTC2366ITS8#TRPBF is available at Aetrix Electronics and suitable for portable medical sensors, industrial process monitoring, automotive ADAS preprocessing, and communications receiver IF digitization requiring stable component supply across extended temperature ranges.
Supply support for LTC2366ITS8#TRPBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing technologies, serving industrial, automotive, communications, and healthcare markets.
The LTC2366ITS8#TRPBF belongs to ADI's legacy Linear Technology precision SAR ADC product line, engineered for ultra-low-power, high-speed data acquisition in space- and energy-constrained embedded systems.
FAQ
What is the maximum sampling rate supported by the LTC2366ITS8#TRPBF?
The LTC2366ITS8#TRPBF supports a maximum sampling rate of 3Msps, achieved using a 48MHz SCK clock with 14 SCK cycles per conversion (tTHROUGHPUT = 333ns). This rate is fully characterized over the –40°C to +85°C operating temperature range and maintains 72dB SINAD and –80.3dB THD at 994kHz input frequency.
Does the LTC2366ITS8#TRPBF require an external reference voltage?
Yes, the LTC2366ITS8#TRPBF requires an external reference voltage applied to the VREF pin (Pin 2). VREF sets the full-scale analog input range (0V to VREF) and can be configured from 1.4V up to VDD (2.35V–3.6V). The device does not include an internal reference, enabling precision calibration using external references like the LT6654.
How does the OVDD pin on the LTC2366ITS8#TRPBF affect system design?
The OVDD pin (Pin 5) on the LTC2366ITS8#TRPBF supplies the SDO output driver independently of VDD, allowing SDO logic-high levels to track 1V–VDD. This enables direct interfacing with 1.8V, 2.5V, or 3V digital systems without external level shifters - simplifying PCB layout and reducing component count in mixed-voltage architectures.
Can the LTC2366ITS8#TRPBF operate from a 1.8V supply?
No, the LTC2366ITS8#TRPBF requires a minimum VDD of 2.35V and cannot operate from a 1.8V supply. However, its OVDD pin supports 1.8V, allowing the SDO output to interface with 1.8V logic while VDD remains within the 2.35V–3.6V specification. This separation enables coexistence with low-voltage digital subsystems without compromising analog performance.
What is the sleep mode current consumption of the LTC2366ITS8#TRPBF?
The LTC2366ITS8#TRPBF draws 0.1µA typical supply current in sleep mode (CS = HIGH, SCK = 0V or VDD), verified over the full –40°C to +85°C temperature range. Wake-up time from sleep mode is 333ns (tPOWER-UP), enabling rapid reactivation for burst-mode acquisition in energy-harvesting or battery-operated applications.
LTC2366ITS8#TRPBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- SOT-23-8 Thin, TSOT-23-8
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Number of Bits:
- 12
- Sampling Rate (Per Second):
- 3M
- Number of Inputs:
- 1
- Input Type:
- Single Ended
- Data Interface:
- SPI
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External
- Voltage - Supply, Analog:
- 2.35V ~ 3.6V
- Voltage - Supply, Digital:
- 2.35V ~ 3.6V
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- TSOT-23-8
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
LTC2366ITS8#TRPBF FAQ
1.How can I place an order for LTC2366ITS8#TRPBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC2366ITS8#TRPBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC2366ITS8#TRPBF reliable?
The price and inventory of LTC2366ITS8#TRPBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2366ITS8#TRPBF is usually 5 days.
3.What payment methods are accepted for LTC2366ITS8#TRPBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2366ITS8#TRPBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC2366ITS8#TRPBF?
LTC2366ITS8#TRPBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC2366ITS8#TRPBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC2366ITS8#TRPBF?
For technical support, including LTC2366ITS8#TRPBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2366ITS8#TRPBF requirements.
6.How does Aetrix verify that LTC2366ITS8#TRPBF is sourced from the original manufacturer or authorized distributors?
All LTC2366ITS8#TRPBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2366ITS8#TRPBF meets industry standards.
7.What is the process for return or replacement of LTC2366ITS8#TRPBF?
All LTC2366ITS8#TRPBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2366ITS8#TRPBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC2366ITS8#TRPBF part is unused and in its original packaging.
Return procedure for LTC2366ITS8#TRPBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC2366ITS8#TRPBF Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

