My Inquiry
My Account
Analog Devices Inc. LTC2367CDE-16#PBF
- Part No.:
- LTC2367CDE-16#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 16-WFDFN Exposed Pad
- Datasheet:
-
LTC2367CDE-16#PBF.pdf
- Description:
- IC ADC 16BIT SAR 16DFN
- Quantity:
- Payment:
- Shipping:
Inventory:3,200
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2367CDE-16#PBF from Analog Devices (formerly Linear Technology) is a 16-bit pseudo-differential unipolar successive approximation register (SAR) ADC optimized for high-speed, low-noise data acquisition. It operates from a single 2.5V supply, supports 0V to VREF input range (VREF = 2.5V–5.1V), delivers 500ksps throughput with no pipeline latency, achieves ±0.75LSB INL max and 94.7dB SNR (typ), and is used in medical imaging and portable instrumentation requiring precision at low power.
For engineers reviewing the LTC2367CDE-16#PBF datasheet, LTC2367CDE-16#PBF pinout, LTC2367CDE-16#PBF application, or LTC2367CDE-16#PBF equivalent, key selection criteria include guaranteed 16-bit no-missing-codes operation, daisy-chain SPI interface compatibility with 1.8V–5V logic, internal conversion clock, auto power-down scaling with sampling rate, and DFN package thermal performance up to 70°C ambient.
Technical Context
The LTC2367CDE-16#PBF implements a charge-redistribution SAR architecture with a 16-bit CDAC and differential comparator, sampling the IN+/IN– pseudo-differential pair during acquisition and performing binary-search conversion against VREF fractions. Its internal oscillator eliminates external clock dependency, and the CNV-triggered conversion cycle has fixed 1.5µs tCONV and zero-cycle latency.
Digital interface uses SPI-compatible serial I/O with configurable RDL/SDI pin functionality (bus enable vs. SDI) controlled by CHAIN pin state, supporting both standalone and daisy-chain configurations. Power management includes automatic power-down between conversions, reducing current draw to 0.9µA (typ) in idle mode while maintaining full 16-bit resolution on wake-up.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 16-bit - guarantees full-scale quantization into 65,536 discrete levels with no missing codes across temperature. |
| Sampling Rate | 500ksps - enables real-time capture of signals up to 250kHz Nyquist bandwidth without undersampling. |
| SNR | 94.7dB (typ) at fIN = 2kHz - corresponds to ~76µV RMS noise floor with 5V reference, enabling sub-100µV signal resolution. |
| INL | ±0.75LSB (max) - ensures monotonicity and <0.0012% full-scale linearity error for calibration-sensitive applications. |
| Power Dissipation | 6.75mW at 500ksps - allows battery-powered operation with <3.2mA total supply current (VDD + OVDD + IREF). |
| VREF Range | 2.5V to 5.1V - permits flexible dynamic range tuning; LSB size scales linearly (e.g., 76µV at 5V, 38µV at 2.5V). |
| Aperture Jitter | 4ps (typ) - limits sampling uncertainty to <0.02° phase error at 100kHz, preserving SFDR >122dB. |
Pinout & Package
Package: 16-lead (4mm × 3mm) plastic DFN with exposed pad (Pin 17), rated for 0°C to 70°C operation. Exposed pad must be soldered to PCB ground plane for thermal and electrical integrity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CHAIN (1) | Mode control input | Selects normal mode (RDL/SDI = bus enable) or daisy-chain mode (RDL/SDI = serial data input); referenced to OVDD. |
| VDD (2) | Analog power supply | 2.5V ±62.5mV supply; bypass with 10µF ceramic capacitor to GND for low-noise analog core operation. |
| GND (3,6,10,16) | Analog/digital ground | Four dedicated ground pins minimize ground bounce; exposed pad (Pin 17) is additional GND connection required for thermal dissipation. |
| IN+ (4) | Pseudo-differential analog input | Accepts 0V to VREF voltage relative to IN–; sees 45pF sampling capacitance and 40Ω switch resistance during acquisition. |
| IN– (5) | Common-mode reference input | Input range ±100mV w.r.t. GND; must connect to system ground or remote sense point to reject common-mode noise. |
| REF (7,8) | Reference voltage inputs | Accepts 2.5V–5.1V external reference; requires 47µF X5R ceramic decoupling close to pins for transient stability during conversion. |
| CNV (9) | Convert trigger input | Rising edge initiates acquisition and conversion; minimum pulse width 20ns; powers up ADC from auto power-down state. |
| BUSY (11) | Conversion status indicator | Active-high open-drain output signaling conversion in progress; timing-critical for SCK synchronization in chain mode. |
| RDL/SDI (12) | Configurable serial I/O | In normal mode: enables/disables SDO tri-state; in chain mode: accepts serial data from upstream ADC in daisy chain. |
| SCK (13) | Serial clock input | Accepts 10ns min period (100MHz max); controls MSB-first data shift-out timing on SDO or data-in timing on RDL/SDI. |
| SDO (14) | Serial data output | Outputs 16-bit straight-binary result; valid 9.5ns after SCK↑; compatible with 1.8V–5V host logic via OVDD-referenced levels. |
| OVDD (15) | I/O interface supply | 1.71V–5.25V digital supply; sets logic thresholds for all digital pins; bypass with 0.1µF ceramic capacitor to GND. |
Key Features
| Feature | Design Value |
|---|---|
| No pipeline delay | Zero-cycle latency enables deterministic real-time control loop response and eliminates FIFO buffering requirements. |
| Auto power-down | Reduces supply current to 0.9µA (typ) between conversions, scaling linearly with sample rate to extend battery life in intermittent-sampling systems. |
| Daisy-chain SPI mode | Allows cascading multiple LTC2367 devices on shared SCK/SDO lines using CHAIN and RDL/SDI pins-reducing GPIO count and PCB routing complexity. |
| Internal conversion clock | Removes need for external timing components or clock distribution networks, simplifying layout and improving jitter immunity. |
| Guaranteed 125°C operation (H-grade variants) | Validated thermal design margin ensures reliability in industrial and automotive environments where ambient exceeds 70°C. |
Applications
| Medical Imaging | High-Speed Data Acquisition |
|---|---|
Use Scenario: Digitizing ultrasound echo signals in portable handheld scanners with tight power and space constraints. IC Role / Device Role / Timing Role: Primary analog-to-digital converter capturing RF envelope data at 500ksps with minimal latency for real-time beamforming. Use Value: 94.7dB SNR preserves weak echo amplitude resolution; 16-bit no-missing-codes ensures accurate tissue contrast mapping without interpolation artifacts. | Use Scenario: Front-end digitization in automated test equipment (ATE) performing multi-channel parametric measurements. IC Role / Device Role / Timing Role: High-fidelity signal capture stage synchronized across multiple channels via shared CNV and daisy-chained SCK. Use Value: ±0.75LSB INL enables traceable calibration without per-channel correction tables; 500ksps throughput meets production test cycle time targets. |
| Portable Instrumentation | Industrial Process Control |
Use Scenario: Battery-powered oscilloscope module measuring sensor outputs in field-deployed environmental monitoring units. IC Role / Device Role / Timing Role: Low-power ADC interfacing directly to op-amp buffers driving IN+/IN– with minimal external components. Use Value: 6.75mW consumption at full speed extends runtime; internal oscillator eliminates crystal footprint and associated EMI concerns. | Use Scenario: Analog input module in PLC backplane acquiring thermocouple or strain gauge signals in factory automation cabinets. IC Role / Device Role / Timing Role: Precision measurement node operating continuously at 10ksps–100ksps with programmable VREF scaling for varying sensor ranges. Use Value: 2.5V–5.1V VREF flexibility accommodates 4–20mA loop-powered sensors and isolated voltage outputs without external gain stages. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7682BCPZ-RL7 | 4-channel, 16-bit SAR ADC; 250ksps max; SPI interface; 2.5V–5.5V VDD; no daisy-chain mode. | Multi-channel integration reduces component count but sacrifices per-channel throughput and daisy-chain scalability. | Select when board space is constrained and simultaneous multi-signal capture is required over single-channel speed. |
| ADS8860IDRCT | 16-bit, 1MSPS SAR ADC; 2.5V–5.5V supply; SPI interface; 92.5dB SNR (typ); no internal oscillator. | Higher speed and lower power (1.5mW at 100ksps) but requires external clock and lacks auto power-down between conversions. | Select when maximum throughput (>500ksps) and ultra-low idle power are prioritized over timing simplicity and integrated clocking. |
Compared with AD7682BCPZ-RL7 and ADS8860IDRCT, the LTC2367CDE-16#PBF uniquely combines 500ksps throughput, internal clock, daisy-chain capability, and auto power-down-making it optimal for compact, low-jitter, multi-node acquisition systems where timing autonomy and power efficiency are critical.
Availability
LTC2367CDE-16#PBF is available at Aetrix Electronics and suitable for medical imaging, portable instrumentation, and industrial process control requiring stable component supply with guaranteed 0°C to 70°C operation and long-term manufacturability.
Supply support for LTC2367CDE-16#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing technologies, serving industrial, communications, automotive, and healthcare markets.
The LTC2367CDE-16#PBF belongs to ADI's legacy Linear Technology precision SAR ADC product line, engineered for applications demanding high resolution, low noise, and low power in space-constrained, high-reliability systems.
FAQ
What is the maximum recommended reference voltage for the LTC2367CDE-16#PBF?
The LTC2367CDE-16#PBF supports a reference voltage range of 2.5V to 5.1V. Exceeding 5.1V on the REF pins violates absolute maximum ratings and may cause permanent damage. For optimal SNR and THD, Linear Technology recommends using 5.0V with a low-noise reference such as the LTC6655-5, which maintains <0.5LSB deviation across the code span at 500ksps.
Does the LTC2367CDE-16#PBF require external clock circuitry?
No, the LTC2367CDE-16#PBF includes an internal oscillator that sets conversion timing, eliminating the need for external clock sources or crystal oscillators. This simplifies layout, reduces component count, and improves jitter performance. The only required timing signal is the CNV pulse to initiate each conversion, and the SCK for serial data transfer.
Can the LTC2367CDE-16#PBF operate with a 1.8V I/O interface?
Yes, the LTC2367CDE-16#PBF supports 1.8V to 5V logic levels on its digital interface through the OVDD pin. When OVDD = 1.8V, VIH = 1.44V (min) and VIL = 0.36V (max), ensuring reliable communication with 1.8V FPGAs or microcontrollers without level-shifting circuitry.
What is the purpose of the exposed pad (Pin 17) on the LTC2367CDE-16#PBF DFN package?
The exposed pad (Pin 17) on the LTC2367CDE-16#PBF is electrically and thermally connected to GND. It must be soldered directly to the PCB ground plane to ensure proper thermal dissipation (θJA = 40°C/W) and low-impedance grounding for analog and digital sections. Failure to connect this pad degrades SNR, increases thermal resistance, and risks long-term reliability failure.
How does the auto power-down feature of the LTC2367CDE-16#PBF reduce system power consumption?
The LTC2367CDE-16#PBF automatically enters power-down mode between conversions, reducing total supply current from 3.2mA (active) to 0.9µA (idle). At 500sps, average current drops to ~6.8µW, extending battery life in duty-cycled applications like wireless sensor nodes-without sacrificing 16-bit resolution or requiring software-controlled sleep/wake sequences.
LTC2367CDE-16#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-WFDFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Number of Bits:
- 16
- Sampling Rate (Per Second):
- 500k
- Number of Inputs:
- 1
- Input Type:
- Pseudo-Differential
- Data Interface:
- SPI
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External
- Voltage - Supply, Analog:
- 2.375V ~ 2.625V
- Voltage - Supply, Digital:
- 2.375V ~ 2.625V
- Features:
- -
- Operating Temperature:
- 0°C ~ 70°C
- Supplier Device Package:
- 16-DFN (4x3)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
LTC2367CDE-16#PBF FAQ
1.How can I place an order for LTC2367CDE-16#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC2367CDE-16#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC2367CDE-16#PBF reliable?
The price and inventory of LTC2367CDE-16#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2367CDE-16#PBF is usually 5 days.
3.What payment methods are accepted for LTC2367CDE-16#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2367CDE-16#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC2367CDE-16#PBF?
LTC2367CDE-16#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC2367CDE-16#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC2367CDE-16#PBF?
For technical support, including LTC2367CDE-16#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2367CDE-16#PBF requirements.
6.How does Aetrix verify that LTC2367CDE-16#PBF is sourced from the original manufacturer or authorized distributors?
All LTC2367CDE-16#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2367CDE-16#PBF meets industry standards.
7.What is the process for return or replacement of LTC2367CDE-16#PBF?
All LTC2367CDE-16#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2367CDE-16#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC2367CDE-16#PBF part is unused and in its original packaging.
Return procedure for LTC2367CDE-16#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC2367CDE-16#PBF Tags
-
ADC081C021CIMKX/NOPB
Texas Instruments
-
MCP3021A5T-E/OT
Microchip Technology
-
TLA2024IRUGR
Texas Instruments
-
MCP3221A5T-E/OT
Microchip Technology
-
MCP3221A5T-I/OT
Microchip Technology
-
MCP3221A4T-E/OT
Microchip Technology
-
MCP3221A6T-E/OT
Microchip Technology
-
MCP3221A0T-E/OT
Microchip Technology
-
MCP3221A1T-E/OT
Microchip Technology
-
ADC121S021CIMFX/NOPB
Texas Instruments
-
MCP3001-I/MS
Microchip Technology
-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
