Analog Devices Inc. LTC2368CDE-16#PBF
- Part No.:
- LTC2368CDE-16#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 16-WFDFN Exposed Pad
- Datasheet:
-
LTC2368CDE-16#PBF.pdf
- Description:
- IC ADC 16BIT SAR 16DFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,245
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2368CDE-16#PBF from Analog Devices (formerly Linear Technology) is a 16-bit, 1 Msps pseudo-differential unipolar successive approximation register (SAR) ADC operating from a single 2.5V supply. It delivers ±0.75 LSB INL max, guaranteed no missing codes at 16 bits, and 94.7 dB SNR (typ) at 2 kHz input with 5 V reference - enabling high-fidelity data acquisition in space-constrained, low-power systems such as portable instrumentation and industrial process controllers.
For engineers reviewing the LTC2368CDE-16#PBF datasheet, LTC2368CDE-16#PBF pinout, LTC2368CDE-16#PBF application, or LTC2368CDE-16#PBF equivalent, key selection criteria include its 16-lead 4 mm × 3 mm DFN package, 2.5 V to 5.1 V programmable reference range, SPI-compatible daisy-chain interface, internal conversion clock, and guaranteed operation from 0°C to 70°C.
Technical Context
The LTC2368CDE-16#PBF employs a charge redistribution capacitor DAC (CDAC) architecture with pseudo-differential sampling, where IN+ accepts 0 V to VREF and IN– operates as a ground-sense node (±100 mV range). Conversion is initiated by a rising edge on CNV, with no pipeline delay and fixed 460 ns conversion time.
Its SPI-compatible serial interface supports 1.8 V to 5 V logic levels via OVDD, includes daisy-chain mode (enabled by CHAIN pin), and outputs straight-binary 16-bit data MSB-first on SDO synchronized to SCK. Internal oscillator eliminates external clock dependency, and auto power-down reduces current to 0.9 µA between conversions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 16-bit - delivers 65,536 discrete output levels for high dynamic range digitization. |
| Sampling Rate | 1 Msps - enables real-time capture of signals up to ~34 MHz input bandwidth (–3 dB). |
| INL (Max) | ±0.75 LSB - ensures monotonicity and linearity critical for precision measurement applications. |
| SNR (Typ) | 94.7 dB at fIN = 2 kHz, VREF = 5 V - corresponds to ~15.8 effective bits (ENOB) under test conditions. |
| Power (1 Msps) | 13.5 mW total - split across VDD (5.4 mA) and OVDD (0.9 mA), enabling battery-operated designs. |
| Reference Range | 2.5 V to 5.1 V - allows flexible full-scale scaling while maintaining 76 µV LSB size at 5 V. |
| Operating Temp | 0°C to 70°C - commercial-grade thermal specification validated for stable performance in ambient environments. |
Pinout & Package
Package: 16-lead (4 mm × 3 mm) plastic DFN with exposed pad (Pin 17), RoHS-compliant, lead-free finish. Exposed pad must be soldered to PCB ground plane for thermal and electrical integrity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CHAIN (1) | Mode control input | Selects normal mode (RDL/SDI = bus enable) or daisy-chain mode (RDL/SDI = SDI); logic referenced to OVDD. |
| VDD (2) | Analog supply | 2.5 V ± 125 mV supply for core ADC; requires 10 µF ceramic bypass to GND. |
| GND (3,6,10,16) | Analog/digital ground | Common return for analog, digital, and reference paths; multiple pins minimize ground impedance. |
| IN+ (4) | Pseudo-differential input | Accepts 0 V to VREF voltage; sampled against IN– during acquisition phase. |
| IN– (5) | Ground sense node | ±100 mV range w.r.t. GND; ties to local or remote ground to reject common-mode noise. |
| REF (7,8) | Reference input | Dual-pin connection for 2.5 V–5.1 V external reference; requires 47 µF X5R ceramic decoupling. |
| CNV (9) | Convert trigger | Rising-edge initiates conversion; also powers up device from auto power-down state. |
| BUSY (11) | Status indicator | Active-high open-drain signal indicating ongoing conversion; logic level set by OVDD. |
| RDL/SDI (12) | Configurable I/O | In normal mode: bus enable; in chain mode: serial data input for daisy-chained ADCs. |
| SCK (13) | Serial clock | Input clock for SPI interface; supports up to 100 MHz (10 ns period) with 4 ns min high time. |
| SDO (14) | Serial data output | MSB-first 16-bit straight-binary output; valid 9.5 ns after SCK↑ (CL = 20 pF). |
| OVDD (15) | I/O supply | 1.71 V–5.25 V digital interface supply; sets logic thresholds for all digital pins. |
| GND (17) | Exposed pad | Thermal and electrical ground connection; mandatory soldering required for spec compliance. |
Key Features
| Feature | Design Value |
|---|---|
| No missing codes at 16 bits | Guaranteed monotonic transfer function across full temperature range - essential for closed-loop control accuracy. |
| Internal conversion clock | Eliminates need for external timing source; simplifies system design and improves jitter immunity. |
| Auto power-down between conversions | Reduces idle current to 0.9 µA (typ), scaling power dissipation linearly with sample rate. |
| SPI-compatible daisy-chain mode | Enables multi-ADC synchronization without additional control lines - ideal for channel expansion in DAQ systems. |
| 1.8 V to 5 V I/O voltage support | Interoperability with mixed-voltage host systems (e.g., 1.8 V FPGA, 3.3 V MCU) without level shifters. |
Applications
| Medical Imaging Signal Chain | Portable Instrumentation |
|---|---|
Use Scenario: Digitizing low-noise analog outputs from ultrasound transducer front-ends or MRI gradient amplifiers. IC Role / Device Role / Timing Role: High-resolution SAR ADC capturing baseband signals with minimal harmonic distortion and aperture jitter. Use Value: 94.7 dB SNR and –118 dB THD preserve weak signal fidelity; 1 Msps throughput supports real-time beamforming. | Use Scenario: Battery-powered handheld multimeters, oscilloscopes, or environmental sensors requiring precision DC/low-frequency AC measurement. IC Role / Device Role / Timing Role: Primary digitizer interfacing with op-amp signal conditioning and microcontroller SPI host. Use Value: 13.5 mW active power and 0.9 µA shutdown current extend battery life; 16-bit resolution enables 0.0015% measurement accuracy. |
| Industrial Process Control | Automated Test Equipment (ATE) |
Use Scenario: Monitoring analog sensor outputs (e.g., pressure, temperature, flow) in PLC I/O modules or distributed control systems. IC Role / Device Role / Timing Role: Isolated analog-to-digital converter in ruggedized field-mounted acquisition nodes. Use Value: Guaranteed operation to 70°C and ±0.75 LSB INL ensure long-term calibration stability in factory environments. | Use Scenario: High-speed parametric testing of semiconductor devices using synchronized multi-channel sampling. IC Role / Device Role / Timing Role: Precision digitizer in ATE mainframe backplane with deterministic latency and daisy-chain scalability. Use Value: No cycle latency and daisy-chain capability allow tight inter-channel timing alignment without complex clock distribution. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7682BCPZ-RL7 | 16-bit, 250 kSPS, 2.5 V supply, SPI interface; lower speed but lower power (1.5 mW @ 250 kSPS). | Targeted at ultra-low-power, sub-1 Msps applications; lacks daisy-chain mode and internal oscillator. | Choose when sampling rate ≤ 250 kSPS suffices and board space/power budget is extremely constrained. |
| ADS8860IRGET | 16-bit, 1 Msps, 2.5–5 V supply, SPI interface; supports pseudo-differential inputs but requires external reference buffer. | Higher THD (–105 dB typ) and lower SNR (91.5 dB typ); no integrated daisy-chain logic. | Consider if cost sensitivity outweighs need for guaranteed 94.7 dB SNR and simplified layout with internal clock. |
Compared with AD7682BCPZ-RL7 and ADS8860IRGET, the LTC2368CDE-16#PBF uniquely combines 1 Msps throughput, 94.7 dB SNR, internal clock, and daisy-chain capability in a compact DFN - making it optimal for high-channel-count, high-fidelity, space-limited systems where timing simplicity and noise performance are critical.
Availability
LTC2368CDE-16#PBF is available at Aetrix Electronics and suitable for medical imaging signal chains, portable instrumentation, and industrial process control systems requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant packaging.
Supply support for LTC2368CDE-16#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing technologies, serving industrial, automotive, communications, and healthcare markets.
The LTC2368 family was designed specifically for high-speed, low-power, high-SNR data acquisition in space-constrained applications - emphasizing ease of use through integrated timing, flexible I/O, and robust pseudo-differential input architecture.
FAQ
What is the maximum sampling rate supported by the LTC2368CDE-16#PBF?
The LTC2368CDE-16#PBF supports a maximum sampling rate of 1 Msps, with guaranteed timing parameters including 460 ns conversion time and 1 µs minimum time between conversions. This rate is fully specified over the 0°C to 70°C operating temperature range and does not require external clocking due to its internal oscillator.
Does the LTC2368CDE-16#PBF require an external reference voltage?
Yes, the LTC2368CDE-16#PBF requires an external reference voltage applied to the REF pins (7 and 8). The reference range is 2.5 V to 5.1 V, and it must be decoupled with a 47 µF X5R ceramic capacitor placed close to the pins. The device draws up to 0.7 mA average reference current at 1 Msps, so the reference source must support this load.
Can the LTC2368CDE-16#PBF operate with a 1.8 V digital interface?
Yes, the LTC2368CDE-16#PBF supports 1.8 V digital logic levels via its OVDD pin (Pin 15), which accepts 1.71 V to 5.25 V. All digital inputs (CNV, CHAIN, SCK, RDL/SDI) and outputs (BUSY, SDO) are referenced to OVDD, enabling direct interfacing with 1.8 V FPGAs or microcontrollers without level-shifting circuitry.
What is the purpose of the IN– pin on the LTC2368CDE-16#PBF?
The IN– pin (Pin 5) serves as a ground-sense node in the LTC2368CDE-16#PBF's pseudo-differential architecture. It has a limited input range of ±100 mV relative to GND and is used to reject common-mode noise by providing a local or remote ground reference - not as a true differential input. It must be tied to the system ground plane or a clean remote ground point.
Is the LTC2368CDE-16#PBF pin-compatible with other variants in the LTC2368 family?
Yes, the LTC2368CDE-16#PBF shares identical pinout and functionality with other DFN-packaged variants (e.g., LTC2368IDE-16#PBF), differing only in temperature grade (0°C to 70°C vs. –40°C to 85°C) and marking. It is not pin-compatible with MSOP-packaged versions (e.g., LTC2368CMS-16#PBF), which have different mechanical dimensions and thermal pad configuration.
LTC2368CDE-16#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-WFDFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Number of Bits:
- 16
- Sampling Rate (Per Second):
- 1M
- Number of Inputs:
- 1
- Input Type:
- Pseudo-Differential
- Data Interface:
- SPI
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External
- Voltage - Supply, Analog:
- 2.375V ~ 2.625V
- Voltage - Supply, Digital:
- 2.375V ~ 2.625V
- Features:
- -
- Operating Temperature:
- 0°C ~ 70°C
- Supplier Device Package:
- 16-DFN (4x3)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
LTC2368CDE-16#PBF FAQ
1.How can I place an order for LTC2368CDE-16#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC2368CDE-16#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC2368CDE-16#PBF reliable?
The price and inventory of LTC2368CDE-16#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2368CDE-16#PBF is usually 5 days.
3.What payment methods are accepted for LTC2368CDE-16#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2368CDE-16#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC2368CDE-16#PBF?
LTC2368CDE-16#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC2368CDE-16#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC2368CDE-16#PBF?
For technical support, including LTC2368CDE-16#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2368CDE-16#PBF requirements.
6.How does Aetrix verify that LTC2368CDE-16#PBF is sourced from the original manufacturer or authorized distributors?
All LTC2368CDE-16#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2368CDE-16#PBF meets industry standards.
7.What is the process for return or replacement of LTC2368CDE-16#PBF?
All LTC2368CDE-16#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2368CDE-16#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC2368CDE-16#PBF part is unused and in its original packaging.
Return procedure for LTC2368CDE-16#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC2368CDE-16#PBF Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
