Analog Devices Inc. LTC2368CDE-16#TRPBF
- Part No.:
- LTC2368CDE-16#TRPBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 16-WFDFN Exposed Pad
- Datasheet:
-
LTC2368CDE-16#TRPBF.pdf
- Description:
- IC ADC 16BIT SAR 16DFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,236
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2368CDE-16#TRPBF from Analog Devices (acquired Linear Technology) is a 16-bit, 1 Msps pseudo-differential unipolar successive approximation register (SAR) ADC operating from a single 2.5V supply. It delivers ±0.75 LSB INL (max), guaranteed no missing codes at 16 bits, and 94.7 dB SNR (typ) at 2 kHz input with 5 V reference - enabling high-fidelity data acquisition in compact, low-power systems such as portable instrumentation and industrial process controllers.
For engineers reviewing the LTC2368CDE-16#TRPBF datasheet, LTC2368CDE-16#TRPBF pinout, LTC2368CDE-16#TRPBF application, or LTC2368CDE-16#TRPBF equivalent, key selection criteria include its 1 Msps throughput with zero cycle latency, 1.8 V to 5 V I/O voltage compatibility, internal conversion clock, daisy-chain SPI interface, and operation across 0°C to 70°C ambient temperature range.
Technical Context
The LTC2368CDE-16#TRPBF implements a charge redistribution capacitor DAC (CDAC) architecture with pseudo-differential sampling, where IN+ accepts 0 V to VREF inputs while IN– serves as ground-sense reference (±100 mV range). Conversion is initiated by a rising edge on CNV, and the internal oscillator eliminates external timing dependencies.
Its SPI-compatible serial interface supports 1.8 V, 2.5 V, 3.3 V, and 5 V logic levels via OVDD, includes RDL/SDI dual-function pin for normal/chain mode, and outputs straight-binary 16-bit data MSB-first on SDO synchronized to SCK rising edges - with guaranteed 1 µs minimum inter-conversion time and 460 ns acquisition window.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 16-bit - delivers 65,536 discrete output levels for high dynamic range digitization |
| Sampling Rate | 1 Msps - enables real-time capture of signals up to ~400 kHz Nyquist bandwidth |
| INL (Max) | ±0.75 LSB - ensures monotonicity and <0.001% full-scale linearity error over temperature |
| SNR (Typ) | 94.7 dB at fIN = 2 kHz, VREF = 5 V - corresponds to ~15.8 effective bits (ENOB) |
| Power @ 1 Msps | 13.5 mW total (VDD + OVDD + IREF) - enables battery-operated designs with sub-14 mW active power |
| Reference Range | 2.5 V to 5.1 V - allows flexible scaling of input range without external gain stages |
| Operating Temp | 0°C to 70°C - qualified for commercial-grade embedded and instrumentation applications |
Pinout & Package
Package: 16-lead (4 mm × 3 mm) plastic DFN with exposed pad (Pin 17), RoHS-compliant, moisture sensitivity level 3. Exposed pad must be soldered to PCB ground plane for thermal and electrical performance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CHAIN (1) | Mode selector | High enables daisy-chain SPI mode; low configures RDL/SDI as bus-enable control |
| VDD (2) | Analog supply | 2.5 V ±62.5 mV supply for core ADC; requires 10 µF ceramic bypass to GND |
| GND (3,6,10,16) | Analog/digital ground | Multiple ground pins minimize impedance; exposed pad (17) is mandatory GND connection |
| IN+ (4) | Pseudo-differential input | Accepts 0 V to VREF signal; sampled with 45 pF capacitance and 40 Ω switch resistance |
| IN– (5) | Ground sense reference | ±100 mV range relative to GND; used to reject common-mode noise on IN+ |
| REF (7,8) | Reference input | Dual-pin connection for 2.5 V–5.1 V external reference; requires 47 µF X5R ceramic decoupling |
| CNV (9) | Convert trigger | Rising-edge–initiated conversion; powers up ADC and starts acquisition phase |
| BUSY (11) | Status indicator | Active-high open-drain signal indicating conversion in progress (tCONV = 460–527 ns) |
| RDL/SDI (12) | Serial interface control/data | In normal mode: bus enable; in chain mode: serial data input from upstream device |
| SCK (13) | Serial clock | Accepts up to 100 MHz clock (10 ns period); controls timing of SDO data output |
| SDO (14) | Serial data output | MSB-first straight-binary 16-bit result; valid 9.5 ns after SCK↑ (CL = 20 pF) |
| OVDD (15) | I/O supply | 1.71 V–5.25 V digital interface supply; sets logic thresholds for all digital pins |
Key Features
| Feature | Design Value |
|---|---|
| No pipeline delay / zero cycle latency | Enables deterministic real-time control loops without output buffering or timing uncertainty |
| Auto power-down between conversions | Reduces average power to 13.5 µW at 1 ksps - ideal for duty-cycled sensor monitoring |
| SPI-compatible daisy-chain mode | Supports multi-ADC synchronization with single SCK/SCKCH and shared BUSY/CNV timing |
| Internal conversion clock | Eliminates need for external crystal or clock generator - simplifies layout and BOM |
| Guaranteed 16-bit no missing codes | Ensures full resolution utilization across full temperature range without code gaps or nonmonotonicity |
Applications
| Medical Imaging Signal Chain | Portable Data Logger |
|---|---|
Use Scenario: Digitizing analog outputs from ultrasound beamformer channels or MRI gradient sensors requiring high SNR and low THD. IC Role / Device Role / Timing Role: Primary SAR ADC capturing 16-bit samples at ≥1 Msps with precise timing alignment and minimal aperture jitter (4 ps). Use Value: 94.7 dB SNR and –118 dB THD preserve weak signal integrity in low-contrast imaging; 13.5 mW power enables air-cooled front-end modules. | Use Scenario: Battery-powered environmental sensor node logging temperature, pressure, and vibration waveforms over extended periods. IC Role / Device Role / Timing Role: High-resolution analog-to-digital converter interfacing with low-noise op-amp drivers (e.g., LT6202) and microcontroller SPI host. Use Value: Auto power-down reduces idle current to <140 µA; 1.8 V–5 V OVDD compatibility allows direct interface with 3.3 V MCU without level shifters. |
| Industrial Process Controller | Automated Test Equipment (ATE) |
Use Scenario: Closed-loop feedback acquisition in PLC analog I/O modules measuring 4–20 mA transducer outputs with high linearity. IC Role / Device Role / Timing Role: Precision ADC providing ±0.75 LSB INL and 2.5 V–5.1 V reference flexibility to accommodate varying sensor spans. Use Value: Guaranteed no missing codes and monotonic transfer function ensure accurate calibration across full 16-bit range in safety-critical control paths. | Use Scenario: High-speed parametric testing of semiconductor devices requiring fast, repeatable DC and AC measurements. IC Role / Device Role / Timing Role: Digitizer in ATE channel card performing 1 Msps sampling with deterministic CNV-triggered acquisition and BUSY-synchronized readout. Use Value: Zero-latency conversion and 1 µs inter-sample timing guarantee tight test cycle repeatability; daisy-chain mode scales channel count without additional GPIO. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7960BCPZ-RL7 | 18-bit, 5 Msps, 2.5 V supply, differential input only; requires external reference and driver; higher power (43 mW) | Targeted at ultra-high-resolution applications where >16-bit ENOB is required; not suitable for unipolar pseudo-differential use cases | Select when 18-bit resolution and 5 Msps throughput outweigh cost and power penalties |
| ADS8860IDRCT | 16-bit, 1 Msps, 2.5–5 V supply, pseudo-differential unipolar input; lower SNR (92.5 dB), no daisy-chain mode, 1.8 V–3.6 V I/O only | Designed for lower-cost, lower-power portable systems; lacks 5 V logic compatibility and chain-mode flexibility | Select when 5 V I/O support and multi-device synchronization are not required |
Compared with AD7960BCPZ-RL7, LTC2368CDE-16#TRPBF offers lower power and simpler interface but trades off 2 bits of resolution and maximum speed; compared with ADS8860IDRCT, it provides superior SNR, wider I/O voltage range, and daisy-chain capability at slightly higher cost and package size.
Availability
LTC2368CDE-16#TRPBF is available at Aetrix Electronics and suitable for medical imaging signal chains, portable data loggers, and industrial process controllers requiring stable component supply, long-term manufacturability, and RoHS-compliant packaging.
Supply support for LTC2368CDE-16#TRPBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, formed through the acquisition of Linear Technology in 2017.
The LTC2368-16 series belongs to ADI's precision SAR ADC product line, designed specifically for applications demanding high resolution, low power, and fast throughput without pipeline latency - targeting portable instrumentation, industrial automation, and medical diagnostics.
FAQ
What is the maximum sampling rate supported by the LTC2368CDE-16#TRPBF?
The LTC2368CDE-16#TRPBF supports a maximum sampling rate of 1 Msps, with guaranteed timing parameters including 1 µs minimum inter-conversion time (tCYC) and 460 ns acquisition window. This rate is fully specified across the 0°C to 70°C operating temperature range and does not require derating under typical supply and reference conditions.
Does the LTC2368CDE-16#TRPBF require an external clock source?
No, the LTC2368CDE-16#TRPBF integrates an internal oscillator that sets the conversion time, eliminating the need for an external clock source. The device uses this internal timing for core ADC operation, though the SPI interface still requires an external SCK signal from the host controller for data readout.
Can the LTC2368CDE-16#TRPBF operate with a 3.3 V I/O interface?
Yes, the LTC2368CDE-16#TRPBF supports 1.8 V to 5 V logic levels via its OVDD supply pin. When OVDD = 3.3 V, all digital inputs (CNV, CHAIN, RDL/SDI, SCK) recognize VIH ≥ 2.64 V and VIL ≤ 0.66 V, and digital outputs (BUSY, SDO) drive VOH ≥ 3.1 V and VOL ≤ 0.2 V - ensuring robust interoperability with standard 3.3 V microcontrollers and FPGAs.
What is the purpose of the CHAIN pin on the LTC2368CDE-16#TRPBF?
The CHAIN pin (Pin 1) configures the serial interface mode: when pulled low, RDL/SDI functions as a bus-enable input for standalone operation; when pulled high, RDL/SDI becomes a serial data input for daisy-chain mode, allowing multiple LTC2368CDE-16#TRPBF devices to share SCK and BUSY signals while cascading data through SDO→RDL/SDI connections.
Is the LTC2368CDE-16#TRPBF pin-compatible with other variants in the LTC2368-16 family?
Yes, the LTC2368CDE-16#TRPBF shares identical pinout and footprint with all DFN-package variants (e.g., LTC2368IDE-16#TRPBF, LTC2368HDE-16#TRPBF), differing only in temperature grade and ordering suffix. All DFN versions use the same 16-lead (4 mm × 3 mm) package with exposed pad (Pin 17), enabling drop-in replacement across C/I/H grades when thermal requirements allow.
LTC2368CDE-16#TRPBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-WFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Number of Bits:
- 16
- Sampling Rate (Per Second):
- 1M
- Number of Inputs:
- 1
- Input Type:
- Pseudo-Differential
- Data Interface:
- SPI
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External
- Voltage - Supply, Analog:
- 2.375V ~ 2.625V
- Voltage - Supply, Digital:
- 2.375V ~ 2.625V
- Features:
- -
- Operating Temperature:
- 0°C ~ 70°C
- Supplier Device Package:
- 16-DFN (4x3)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
LTC2368CDE-16#TRPBF FAQ
1.How can I place an order for LTC2368CDE-16#TRPBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC2368CDE-16#TRPBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC2368CDE-16#TRPBF reliable?
The price and inventory of LTC2368CDE-16#TRPBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2368CDE-16#TRPBF is usually 5 days.
3.What payment methods are accepted for LTC2368CDE-16#TRPBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2368CDE-16#TRPBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC2368CDE-16#TRPBF?
LTC2368CDE-16#TRPBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC2368CDE-16#TRPBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC2368CDE-16#TRPBF?
For technical support, including LTC2368CDE-16#TRPBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2368CDE-16#TRPBF requirements.
6.How does Aetrix verify that LTC2368CDE-16#TRPBF is sourced from the original manufacturer or authorized distributors?
All LTC2368CDE-16#TRPBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2368CDE-16#TRPBF meets industry standards.
7.What is the process for return or replacement of LTC2368CDE-16#TRPBF?
All LTC2368CDE-16#TRPBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2368CDE-16#TRPBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC2368CDE-16#TRPBF part is unused and in its original packaging.
Return procedure for LTC2368CDE-16#TRPBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC2368CDE-16#TRPBF Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
