My Inquiry
My Account
Analog Devices Inc. LTC2368CDE-18#PBF
- Part No.:
- LTC2368CDE-18#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 16-WFDFN Exposed Pad
- Datasheet:
-
LTC2368CDE-18#PBF.pdf
- Description:
- IC ADC 18BIT SAR 16DFN
- Quantity:
- Payment:
- Shipping:
Inventory:3,371
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2368CDE-18#PBF from Analog Devices (formerly Linear Technology) is an 18-bit, 1 Msps pseudo-differential unipolar successive approximation register (SAR) ADC operating from a single 2.5V supply. It delivers 97 dB SNR (typ), ±2.5 LSB INL (max), and guaranteed no missing codes at full 18-bit resolution, with VREF adjustable from 2.5 V to 5.1 V. It serves as the high-precision front-end digitizer in medical imaging and portable instrumentation systems requiring low power and high dynamic range.
For engineers reviewing the LTC2368CDE-18#PBF datasheet, LTC2368CDE-18#PBF pinout, LTC2368CDE-18#PBF application, or LTC2368CDE-18#PBF equivalent, key selection criteria include its 1 Msps throughput with zero cycle latency, internal conversion clock, SPI-compatible daisy-chain interface, and operation across 0°C to 70°C with 4 mm × 3 mm DFN packaging.
Technical Context
The LTC2368CDE-18#PBF implements a charge redistribution capacitor DAC (CDAC) architecture with pseudo-differential sampling, where IN+ accepts 0 V to VREF while IN– operates as a ground-sense input (±100 mV). Conversion is initiated by a rising edge on CNV, and the internal oscillator eliminates external clock dependency.
Its SPI-compatible serial interface supports 1.8 V to 5 V logic levels via OVDD, includes RDL/SDI dual-function pin for normal/chain mode, and outputs straight-binary 18-bit data MSB-first on SDO. No pipeline delay ensures deterministic timing critical for real-time control loops and synchronized multi-channel acquisition.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 18-bit - delivers 262,144 discrete output levels for ultra-fine signal quantization |
| Sampling Rate | 1 Msps - enables real-time capture of signals up to 500 kHz Nyquist bandwidth |
| SNR | 97 dB (typ, fIN = 2 kHz, VREF = 5 V) - supports >16 ENOB in precision measurement applications |
| INL | ±2.5 LSB (max) - ensures monotonicity and linearity over full temperature range (0°C to 70°C) |
| Power Dissipation | 13.5 mW at 1 Msps - enables battery-powered operation with minimal thermal load |
| Reference Range | 2.5 V to 5.1 V - allows flexible scaling of input dynamic range without external gain stages |
| Aperture Jitter | 4 ps (rms) - limits sampling uncertainty to <0.03 LSB at 100 kHz input |
Pinout & Package
Package: 16-lead (4 mm × 3 mm) plastic DFN with exposed pad (Pin 17), RoHS-compliant, rated for 0°C to 70°C operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CHAIN (1) | Mode selector | High = daisy-chain mode (RDL/SDI becomes SDI); Low = normal mode (RDL/SDI enables SDO bus) |
| VDD (2) | Analog supply | 2.5 V ±62.5 mV supply for core ADC; bypass with 10 µF ceramic capacitor |
| GND (3,6,10,16) | Analog/digital ground | Multiple GND pins minimize ground bounce; exposed pad (17) must be soldered to PCB ground plane |
| IN+ (4) | Pseudo-differential input | Accepts 0 V to VREF; sampled against IN–; 45 pF input capacitance in acquisition phase |
| IN– (5) | Ground sense reference | ±100 mV range relative to GND; ties to remote ground or local ground plane to reject common-mode noise |
| REF (7,8) | Reference voltage input | Dual-pin connection for low-impedance 2.5 V–5.1 V reference; requires 47 µF X5R ceramic decoupling |
| CNV (9) | Convert trigger | Rising-edge initiates conversion and powers up ADC; no minimum pulse width required |
| BUSY (11) | Status indicator | Active-high during conversion; returns low within 527 ns after CNV rising edge |
| RDL/SDI (12) | Serial interface control/data | In normal mode: bus enable; in chain mode: serial data input from upstream device |
| SCK (13) | Serial clock | Accepts 100 MHz max clock (10 ns period); determines data transfer rate and timing alignment |
| SDO (14) | Serial data output | 18-bit straight-binary output MSB-first; valid within 9.5 ns of SCK↑ under 20 pF load |
| OVDD (15) | I/O supply | 1.71 V–5.25 V digital interface supply; sets VIH/VIL thresholds and drives SDO/SCK/RDL |
Key Features
| Feature | Design Value |
|---|---|
| No cycle latency | Enables immediate post-conversion readout-critical for closed-loop control with minimal processing delay |
| Internal conversion clock | Eliminates need for external timing circuitry, reducing BOM count and layout complexity |
| Auto power-down between conversions | Reduces average power to 13.5 µW at 1 ksps-ideal for burst-mode sensing in portable devices |
| SPI-compatible daisy-chain mode | Supports synchronous multi-ADC configurations with single SCK/SDO bus-simplifies routing in dense PCB layouts |
| Guaranteed no missing codes at 18 bits | Ensures monotonic response across full code range-required for position feedback and safety-critical monitoring |
Applications
| Medical Imaging Signal Chain | Portable High-Speed Data Logger |
|---|---|
Use Scenario: Digitizing low-amplitude analog outputs from ultrasound transducer arrays or MRI gradient coils. IC Role / Device Role / Timing Role: Primary SAR ADC capturing 18-bit samples at 1 Msps with deterministic latency for beamforming alignment. Use Value: 97 dB SNR preserves weak echo signals; ±2.5 LSB INL ensures accurate spatial mapping without code gaps. | Use Scenario: Battery-powered field recorder acquiring vibration, temperature, and pressure waveforms in industrial maintenance. IC Role / Device Role / Timing Role: Low-power front-end ADC enabling 24-hour continuous logging at 1 Msps burst intervals. Use Value: 13.5 mW active power and auto power-down extend runtime; 4 ps aperture jitter maintains time-domain fidelity. |
| Industrial Process Control Loop | Automated Test Equipment (ATE) |
Use Scenario: Closed-loop feedback in servo motor controllers requiring precise current/voltage sensing. IC Role / Device Role / Timing Role: Real-time ADC feeding FPGA-based PID controller with zero-cycle-latency updates. Use Value: No pipeline delay allows sub-microsecond response; pseudo-differential input rejects common-mode noise from PWM switching. | Use Scenario: Multi-channel parametric test system validating mixed-signal ICs with simultaneous analog stimulus/response capture. IC Role / Device Role / Timing Role: Synchronized channel in daisy-chained ADC array for correlated time-domain analysis. Use Value: Daisy-chain mode reduces interconnect count; 18-bit resolution captures small parametric deviations across production lots. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7606C-18 | 8-channel simultaneous sampling; 2.5 V internal reference; higher 15 mW power at 1 MSPS | Integrated multiplexer and analog front-end reduce external components but increase package size (64-lead LQFP) | Select when multi-channel synchronization is required and board space permits larger footprint |
| ADS8860 | 16-bit resolution; 1 MSPS; 10.5 mW; SPI-only interface (no daisy-chain) | Lacks CHAIN pin and daisy-chain capability; lower SNR (92.5 dB) limits dynamic range | Select for cost-sensitive, lower-precision applications where daisy-chain is unnecessary |
Compared with AD7606C-18 and ADS8860, the LTC2368CDE-18#PBF provides superior SNR (97 dB vs ≤92.5 dB), true daisy-chain support for scalable channel counts, and smaller 4 mm × 3 mm DFN footprint-making it optimal for space-constrained, high-fidelity single-channel systems.
Availability
LTC2368CDE-18#PBF is available at Aetrix Electronics and suitable for medical imaging, portable instrumentation, and industrial process control requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant packaging.
Supply support for LTC2368CDE-18#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing technologies, serving industrial, automotive, communications, and healthcare markets.
The LTC2368 family was designed for high-speed, low-power, high-accuracy data acquisition in space- and power-constrained systems-emphasizing deterministic timing, noise immunity, and seamless integration with microcontrollers and FPGAs.
FAQ
What is the maximum sampling rate supported by the LTC2368CDE-18#PBF?
The LTC2368CDE-18#PBF supports a maximum sampling rate of 1 Msps, with guaranteed performance across its full operating temperature range (0°C to 70°C). This rate is enabled by its internal oscillator and optimized CDAC architecture, delivering consistent 18-bit accuracy without pipeline delay or cycle latency-making the LTC2368CDE-18#PBF suitable for real-time waveform capture in demanding applications.
Does the LTC2368CDE-18#PBF require an external clock source?
No, the LTC2368CDE-18#PBF features an internal conversion clock that eliminates the need for an external timing source. This simplifies system design and improves timing robustness. The internal oscillator sets the 460 ns conversion time, and the CNV input only triggers acquisition-ensuring predictable, jitter-free operation without external clock distribution challenges for the LTC2368CDE-18#PBF.
Can the LTC2368CDE-18#PBF operate with a 3.3 V I/O interface?
Yes, the LTC2368CDE-18#PBF supports 1.8 V to 5 V logic levels via its OVDD supply pin. When OVDD = 3.3 V, VIH is defined as ≥2.64 V and VIL as ≤0.66 V, ensuring reliable interfacing with standard 3.3 V microcontrollers and FPGAs. This flexibility allows the LTC2368CDE-18#PBF to integrate seamlessly into mixed-voltage systems without level-shifting circuitry.
What is the purpose of the CHAIN pin on the LTC2368CDE-18#PBF?
The CHAIN pin (Pin 1) configures the LTC2368CDE-18#PBF for either normal or daisy-chain mode. When pulled low, RDL/SDI functions as a bus-enable input; when high, it becomes a serial data input for cascading multiple LTC2368CDE-18#PBF devices. This enables synchronized multi-ADC acquisition using a single SCK/SDO bus-reducing interconnect complexity in high-channel-count systems.
How does the LTC2368CDE-18#PBF manage power consumption during idle periods?
The LTC2368CDE-18#PBF automatically powers down between conversions, reducing quiescent current to ≤0.9 µA (typ) in shutdown mode. At 1 ksps, total power drops to 13.5 µW-enabling ultra-low-power operation in battery-powered applications. This feature is fully automatic and requires no software control, making the LTC2368CDE-18#PBF ideal for intermittent sensing and energy-harvesting systems.
LTC2368CDE-18#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-WFDFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Number of Bits:
- 18
- Sampling Rate (Per Second):
- 1M
- Number of Inputs:
- 1
- Input Type:
- Pseudo-Differential
- Data Interface:
- SPI
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External
- Voltage - Supply, Analog:
- 2.375V ~ 2.625V
- Voltage - Supply, Digital:
- 2.375V ~ 2.625V
- Features:
- -
- Operating Temperature:
- 0°C ~ 70°C
- Supplier Device Package:
- 16-DFN (4x3)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
LTC2368CDE-18#PBF FAQ
1.How can I place an order for LTC2368CDE-18#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC2368CDE-18#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC2368CDE-18#PBF reliable?
The price and inventory of LTC2368CDE-18#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2368CDE-18#PBF is usually 5 days.
3.What payment methods are accepted for LTC2368CDE-18#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2368CDE-18#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC2368CDE-18#PBF?
LTC2368CDE-18#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC2368CDE-18#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC2368CDE-18#PBF?
For technical support, including LTC2368CDE-18#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2368CDE-18#PBF requirements.
6.How does Aetrix verify that LTC2368CDE-18#PBF is sourced from the original manufacturer or authorized distributors?
All LTC2368CDE-18#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2368CDE-18#PBF meets industry standards.
7.What is the process for return or replacement of LTC2368CDE-18#PBF?
All LTC2368CDE-18#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2368CDE-18#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC2368CDE-18#PBF part is unused and in its original packaging.
Return procedure for LTC2368CDE-18#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC2368CDE-18#PBF Tags
-
ADC081C021CIMKX/NOPB
Texas Instruments
-
MCP3021A5T-E/OT
Microchip Technology
-
TLA2024IRUGR
Texas Instruments
-
MCP3221A5T-E/OT
Microchip Technology
-
MCP3221A5T-I/OT
Microchip Technology
-
MCP3221A4T-E/OT
Microchip Technology
-
MCP3221A6T-E/OT
Microchip Technology
-
MCP3221A0T-E/OT
Microchip Technology
-
MCP3221A1T-E/OT
Microchip Technology
-
ADC121S021CIMFX/NOPB
Texas Instruments
-
MCP3001-I/MS
Microchip Technology
-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
