Analog Devices Inc. LTC2368CMS-18#PBF
- Part No.:
- LTC2368CMS-18#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 16-TFSOP (0.118", 3.00mm Width)
- Datasheet:
-
LTC2368CMS-18#PBF.pdf
- Description:
- IC ADC 18BIT SAR 16MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,869
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2368CMS-18#PBF from Analog Devices (formerly Linear Technology) is an 18-bit, 1 Msps pseudo-differential unipolar successive approximation register (SAR) ADC operating from a single 2.5V supply. It delivers 97 dB SNR (typ), ±2.5 LSB INL (max), and guaranteed no missing codes at full 18-bit resolution, with VREF programmable from 2.5 V to 5.1 V. It serves as the high-precision front-end digitizer in medical imaging and portable instrumentation systems requiring low power and high dynamic range.
For engineers reviewing the LTC2368CMS-18#PBF datasheet, LTC2368CMS-18#PBF pinout, LTC2368CMS-18#PBF application, or LTC2368CMS-18#PBF equivalent, key selection criteria include its 1 Msps throughput with zero cycle latency, internal conversion clock, SPI-compatible daisy-chain interface, and operation across 0°C to 70°C in the 16-lead MSOP package.
Technical Context
The LTC2368CMS-18#PBF implements a charge-redistribution SAR architecture with a pseudo-differential input stage, where IN+ accepts 0 V to VREF and IN– operates as a ground-sense node with ±100 mV range. Its internal oscillator eliminates external timing dependencies, and acquisition/conversion phases are fully synchronized to the CNV rising edge without pipeline delay.
It features dual-supply operation: 2.5 V (VDD) for analog core and 1.8 V–5.25 V (OVDD) for digital I/O, enabling interoperability with mixed-voltage host systems. The SDO output is straight binary, MSB-first, and supports both normal mode (RDL/SDI as bus enable) and daisy-chain mode (RDL/SDI as serial data input) via the CHAIN pin.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 18-bit - provides 262,144 discrete output levels for high-fidelity signal capture |
| Sampling Rate | 1 Msps - enables real-time digitization of signals up to 500 kHz Nyquist bandwidth |
| SNR | 97 dB (typ, fIN = 2 kHz, VREF = 5 V) - ensures >16.1 effective number of bits (ENOB) |
| INL | ±2.5 LSB (max) - guarantees monotonicity and linearity critical for closed-loop control |
| Power Dissipation | 13.5 mW at 1 Msps - enables battery-powered operation with minimal thermal load |
| VREF Range | 2.5 V to 5.1 V - allows flexible full-scale adjustment while maintaining 19 µV LSB (at 5 V) |
| Operating Temp | 0°C to 70°C - qualified for commercial-grade embedded instrumentation use |
Pinout & Package
Package: 16-lead plastic MSOP (3 mm × 4.9 mm), exposed pad not present (DFN variant has exposed pad; MSOP does not).
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| CHAIN (1) | Mode selector | High = daisy-chain mode (RDL/SDI becomes SDI); Low = normal mode (RDL/SDI enables SDO) |
| VDD (2) | Analog core supply | 2.5 V ± 125 mV; powers SAR array, reference buffer, and comparator |
| GND (3,6,10,16) | Analog/digital ground | Four dedicated GND pins minimize ground bounce and improve PSRR |
| IN+ (4) | Pseudo-differential input (+) | 0 V to VREF range; samples with 45 pF capacitance and 40 Ω switch resistance |
| IN– (5) | Pseudo-differential input (–) | ±100 mV w.r.t. GND; used for remote ground sensing or common-mode rejection |
| REF (7,8) | Reference voltage inputs | Dual-pinned for low-inductance decoupling; requires 47 µF X5R ceramic capacitor |
| CNV (9) | Convert trigger | Rising-edge initiated; powers up ADC and starts acquisition/conversion sequence |
| BUSY (11) | Conversion status indicator | Active-high pulse (460–527 ns wide); signals when result is ready on SDO |
| RDL/SDI (12) | Configurable serial I/O | Bus-enable input (CHAIN = low) or serial data input (CHAIN = high) |
| SCK (13) | Serial clock input | Accepts 100 MHz max clock (10 ns period); controls MSB-first data shift timing |
| SDO (14) | Serial data output | Three-state, OVDD-referenced; outputs 18-bit straight binary code after BUSY goes low |
| OVDD (15) | Digital I/O supply | 1.71 V to 5.25 V; sets logic thresholds for all digital pins and enables voltage-level translation |
Key Features
| Feature | Design Value |
|---|---|
| No pipeline delay / zero cycle latency | Enables deterministic real-time control loops without output buffering or timing compensation |
| Internal conversion clock | Removes need for external timing circuitry, simplifying PCB layout and reducing BOM count |
| Auto power-down between conversions | Reduces idle power to <1 µA, scaling dynamically with sampling rate for energy-efficient burst operation |
| SPI-compatible interface with daisy-chain mode | Supports multi-ADC synchronization and compact wiring in channel-dense DAQ systems |
| Guaranteed 18-bit no missing codes | Ensures absolute monotonicity required for precision position feedback and metrology applications |
Applications
| Medical Imaging | Portable Instrumentation |
|---|---|
Use Scenario: Digitizing low-amplitude ultrasound echo signals in handheld scanners with limited battery capacity. IC Role / Device Role / Timing Role: Primary ADC front-end capturing 18-bit echo amplitude data at 1 Msps with minimal added noise. Use Value: 97 dB SNR preserves weak tissue boundary contrast; 13.5 mW power enables >4-hour battery life per charge. | Use Scenario: High-resolution waveform capture in handheld oscilloscopes or spectrum analyzers. IC Role / Device Role / Timing Role: Core sampling engine delivering precise time-aligned 18-bit samples for FFT-based spectral analysis. Use Value: ±2.5 LSB INL ensures accurate amplitude measurement across full scale; daisy-chain mode supports multi-channel sync. |
| Industrial Process Control | Automated Test Equipment (ATE) |
Use Scenario: Monitoring high-stability sensor outputs (e.g., strain gauges, RTDs) in PLC analog input modules. IC Role / Device Role / Timing Role: Precision digitizer interfacing with low-drift external references (e.g., LTC6655-5) for sub-0.01% accuracy. Use Value: VREF range (2.5–5.1 V) accommodates multiple reference topologies; 125°C H-grade variants available for harsh environments. | Use Scenario: High-speed parametric testing of semiconductor devices requiring calibrated DC and AC measurements. IC Role / Device Role / Timing Role: Calibration-grade ADC in source-measure units (SMUs), capturing transient responses with known timing fidelity. Use Value: Internal oscillator ensures consistent tCONV (460–527 ns); no missing codes prevents test false-fail due to code gaps. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADS8860IDRCT | 16-bit, 1 Msps, 2.5 V supply, SPI interface, 92 dB SNR (typ), no daisy-chain mode | Lacks daisy-chain capability and 2-bit resolution advantage; lower SNR limits ENOB in noise-sensitive applications | Select when 16-bit resolution suffices and system uses TI ecosystem tools |
| AD7960BCPZ-RL7 | 18-bit, 5 Msps, 5 V supply, LVDS/CMOS parallel interface, 96 dB SNR (typ), no internal clock | Higher speed but requires external timing and higher power (43 mW); parallel interface increases routing complexity | Select for ultra-high-throughput systems where board space permits parallel traces and timing design effort is acceptable |
Compared with ADS8860IDRCT and AD7960BCPZ-RL7, the LTC2368CMS-18#PBF uniquely balances 18-bit resolution, 1 Msps throughput, integrated timing, and ultra-low power in a compact MSOP-making it optimal for portable, battery-constrained, and multi-channel precision DAQ designs.
Availability
LTC2368CMS-18#PBF is available at Aetrix Electronics and suitable for medical imaging systems, portable instrumentation, and industrial process control applications requiring stable component supply, long-term lifecycle support, and guaranteed commercial-temperature performance.
Supply support for LTC2368CMS-18#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (acquired Linear Technology in 2017) is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors.
The LTC2368-18 belongs to Linear's precision SAR ADC product line, engineered for applications demanding high resolution, low power, and deterministic timing-especially in portable, medical, and industrial data acquisition.
FAQ
What is the maximum sampling rate supported by the LTC2368CMS-18#PBF?
The LTC2368CMS-18#PBF supports a maximum sampling rate of 1 Msps, with guaranteed timing parameters including tCYC = 1 µs and tCONV = 460–527 ns. This rate is fully characterized over the 0°C to 70°C temperature range and does not require external clocking-its internal oscillator ensures consistent performance without timing margin uncertainty.
Does the LTC2368CMS-18#PBF require an external reference voltage?
Yes, the LTC2368CMS-18#PBF requires an external reference voltage applied to the REF pins (7 and 8). It accepts VREF from 2.5 V to 5.1 V, and performance metrics-including SNR, INL, and THD-are specified with VREF = 5 V. A low-noise, low-drift reference such as the LTC6655-5 is recommended to achieve datasheet specifications.
How does the CHAIN pin affect the serial interface behavior of the LTC2368CMS-18#PBF?
The CHAIN pin (Pin 1) configures the serial interface mode: when low, RDL/SDI functions as a bus-enable input for SDO; when high, RDL/SDI becomes a serial data input for daisy-chain operation. In daisy-chain mode, multiple LTC2368CMS-18#PBF devices can share one SCK and SDO line, with data cascading through RDL/SDI → SDO paths-reducing GPIO count in multi-channel systems.
What power supplies are required for proper operation of the LTC2368CMS-18#PBF?
The LTC2368CMS-18#PBF requires two independent supplies: VDD (Pin 2) must be 2.5 V ± 125 mV to power the analog core, and OVDD (Pin 15) may range from 1.71 V to 5.25 V to set digital I/O logic levels. Both supplies must be bypassed-VDD with a 10 µF ceramic capacitor and OVDD with a 0.1 µF capacitor-to ensure stable operation and low noise performance.
Is the LTC2368CMS-18#PBF pin-compatible with other members of the LTC2368 family?
Yes, the LTC2368CMS-18#PBF shares identical pinout and footprint with other MSOP-packaged variants (e.g., LTC2368IMS-18#PBF, LTC2368HMS-18#PBF), differing only in temperature grade and part marking. All MSOP versions use the same 16-lead configuration, allowing drop-in replacement across commercial (C), industrial (I), and high-temp (H) grades without PCB redesign.
LTC2368CMS-18#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-TFSOP (0.118", 3.00mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Number of Bits:
- 18
- Sampling Rate (Per Second):
- 1M
- Number of Inputs:
- 1
- Input Type:
- Pseudo-Differential
- Data Interface:
- SPI
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External
- Voltage - Supply, Analog:
- 2.375V ~ 2.625V
- Voltage - Supply, Digital:
- 2.375V ~ 2.625V
- Features:
- -
- Operating Temperature:
- 0°C ~ 70°C
- Supplier Device Package:
- 16-MSOP
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
LTC2368CMS-18#PBF FAQ
1.How can I place an order for LTC2368CMS-18#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC2368CMS-18#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC2368CMS-18#PBF reliable?
The price and inventory of LTC2368CMS-18#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2368CMS-18#PBF is usually 5 days.
3.What payment methods are accepted for LTC2368CMS-18#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2368CMS-18#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC2368CMS-18#PBF?
LTC2368CMS-18#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC2368CMS-18#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC2368CMS-18#PBF?
For technical support, including LTC2368CMS-18#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2368CMS-18#PBF requirements.
6.How does Aetrix verify that LTC2368CMS-18#PBF is sourced from the original manufacturer or authorized distributors?
All LTC2368CMS-18#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2368CMS-18#PBF meets industry standards.
7.What is the process for return or replacement of LTC2368CMS-18#PBF?
All LTC2368CMS-18#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2368CMS-18#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC2368CMS-18#PBF part is unused and in its original packaging.
Return procedure for LTC2368CMS-18#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC2368CMS-18#PBF Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

