My Inquiry
My Account
Analog Devices Inc. LTC2368IDE-16#PBF
- Part No.:
- LTC2368IDE-16#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 16-WFDFN Exposed Pad
- Datasheet:
-
LTC2368IDE-16#PBF.pdf
- Description:
- IC ADC 16BIT SAR 16DFN
- Quantity:
- Payment:
- Shipping:
Inventory:1,801
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2368IDE-16#PBF from Analog Devices (formerly Linear Technology) is a 16-bit, 1 Msps pseudo-differential unipolar successive approximation register (SAR) ADC operating from a single 2.5V supply. It delivers ±0.75 LSB INL max, guaranteed no missing codes at 16 bits, and 94.7 dB SNR (typ) at 2 kHz input with 5 V reference - enabling high-fidelity data acquisition in compact, low-power systems such as portable instrumentation and industrial process control.
For engineers reviewing the LTC2368IDE-16#PBF datasheet, LTC2368IDE-16#PBF pinout, LTC2368IDE-16#PBF application, or LTC2368IDE-16#PBF equivalent, key selection considerations include its 16-lead 4 mm × 3 mm DFN package, –40°C to +85°C operating range, SPI-compatible serial interface with daisy-chain mode, and auto power-down capability scaling dissipation from 13.5 mW at 1 Msps to 13.5 µW at 1 ksps.
Technical Context
The LTC2368IDE-16#PBF implements a charge redistribution capacitor DAC (CDAC) architecture with internal conversion clock, eliminating external timing dependencies. Its pseudo-differential input stage accepts 0 V to VREF (2.5 V–5.1 V) on IN+, with IN– referenced to GND (±100 mV range), enabling common-mode noise rejection without full differential driver complexity.
Conversion is initiated by a rising edge on CNV; BUSY goes high during conversion and returns low upon completion. The SPI-compatible serial interface supports 1.8 V–5 V logic levels via OVDD and offers both normal mode (RDL/SDI as bus enable) and chain mode (RDL/SDI as SDI) controlled by the CHAIN pin - supporting multi-ADC synchronization without additional control lines.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 16-bit - guarantees monotonic transfer function and full 65,536-code output range without missing codes. |
| Sampling Rate | 1 Msps - enables real-time capture of signals up to 500 kHz Nyquist bandwidth with no pipeline latency. |
| SNR | 94.7 dB (typ) at fIN = 2 kHz, VREF = 5 V - defines effective resolution of ~15.5 bits under typical conditions. |
| INL | ±0.75 LSB (max) - ensures end-point linearity error remains within ±11.9 µV (at 5 V ref) across full temperature range. |
| Power Dissipation | 13.5 mW at 1 Msps - allows battery-operated designs to sustain >70 hours runtime on a 1000 mAh 2.5 V cell. |
| Reference Range | 2.5 V to 5.1 V - permits flexible full-scale adjustment while maintaining 76 µV LSB size at 5 V reference. |
| Operating Temp | –40°C to +85°C - qualified for industrial environments including factory automation and field-deployed sensors. |
Pinout & Package
Package: 16-lead (4 mm × 3 mm) plastic DFN with exposed pad (Pin 17), thermally connected to GND. Requires soldering of exposed pad to PCB ground plane for thermal and electrical performance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CHAIN (1) | Mode selector | High enables daisy-chain mode (RDL/SDI becomes SDI); low enables normal mode (RDL/SDI acts as SDO bus enable). |
| VDD (2) | Analog supply | 2.5 V ±62.5 mV supply; powers core ADC and reference buffer; requires 10 µF ceramic bypass to GND. |
| GND (3,6,10,16) | Ground reference | Four dedicated analog/digital ground pins minimize ground bounce and improve PSRR. |
| IN+ (4) | Pseudo-differential input | Accepts 0 V to VREF signal; sampled via 45 pF capacitance and 40 Ω switch resistance during acquisition phase. |
| IN– (5) | Common-mode sense | Input range ±100 mV w.r.t. GND; must be tied to system ground or remote ground sense point. |
| REF (7,8) | Reference input | Dual-pin connection for low-impedance 2.5 V–5.1 V reference; requires 47 µF X5R ceramic decoupling at pin. |
| CNV (9) | Convert trigger | Rising-edge–initiated conversion start; also powers up device from auto power-down state. |
| BUSY (11) | Status indicator | Active-high open-drain output signaling ongoing conversion; used for timing handshaking with host controller. |
| RDL/SDI (12) | Configurable I/O | Function depends on CHAIN state: bus enable (low) or serial data input (high); compatible with 1.8 V–5 V logic. |
| SCK (13) | Serial clock | Up to 100 MHz clock input; rising-edge–driven; determines data rate and supports daisy-chain timing alignment. |
| SDO (14) | Serial output | MSB-first straight-binary output; tri-state when RDL/SDI = low in normal mode; driven by OVDD voltage level. |
| OVDD (15) | I/O supply | 1.71 V–5.25 V digital interface supply; sets logic thresholds for all digital pins and enables mixed-voltage system interfacing. |
| GND (17) | Exposed pad | Thermal and electrical ground connection; mandatory soldering required for thermal management (θJA = 40°C/W). |
Key Features
| Feature | Design Value |
|---|---|
| No missing codes at 16 bits | Guaranteed monotonicity across full operating temperature range eliminates code ambiguity in closed-loop control. |
| Auto power-down between conversions | Reduces average current from 5.4 mA (1 Msps) to sub-µA idle states - critical for duty-cycled sensor nodes. |
| Internal conversion clock | Eliminates need for external clock source or precise timing coordination - simplifies layout and reduces BOM count. |
| SPI-compatible daisy-chain mode | Enables synchronized sampling across multiple LTC2368IDE-16#PBF devices using single SCK and SDO line - saves GPIO resources. |
| Pseudo-differential input architecture | Rejects common-mode noise without requiring matched dual-output drivers - lowers system cost vs. true differential ADCs. |
| Guaranteed operation to 85°C | Validated performance over full industrial temperature range avoids derating or thermal margin penalties in enclosure design. |
Applications
| Portable Instrumentation | Industrial Process Control |
|---|---|
Use Scenario: Handheld multimeters and portable oscilloscopes requiring high DC accuracy and low power consumption. IC Role / Device Role / Timing Role: Primary digitizer capturing analog sensor outputs with minimal latency and no pipeline delay. Use Value: 13.5 mW power at 1 Msps enables >10-hour battery life; ±0.75 LSB INL ensures calibration stability across temperature swings. |
Use Scenario: Distributed I/O modules monitoring pressure, flow, and temperature in PLC-based factory automation. IC Role / Device Role / Timing Role: High-precision analog front-end for isolated sensor inputs with deterministic 1 µs conversion cycle time. Use Value: Daisy-chain mode synchronizes sampling across 8+ channels using one SPI bus - reducing wiring complexity and controller overhead. |
| Medical Imaging Subsystems | Automated Test Equipment (ATE) |
Use Scenario: Ultrasound beamformer channel digitization where SNR and THD directly impact image contrast resolution. IC Role / Device Role / Timing Role: Signal acquisition stage converting conditioned RF echo signals with minimal added noise or distortion. Use Value: 94.7 dB SNR and –118 dB THD at 2 kHz preserve weak signal integrity; pseudo-differential input rejects EMI from adjacent switching circuits. |
Use Scenario: Parametric test systems validating IC functionality across voltage, frequency, and temperature corners. IC Role / Device Role / Timing Role: High-speed digitizer capturing transient waveforms during device stress testing with precise timestamping. Use Value: No cycle latency enables exact sample alignment to stimulus edges; 16-bit resolution captures small parametric shifts in production screening. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7960BCPZ-RL7 | 18-bit, 5 Msps, bipolar input, requires external reference and separate analog/digital supplies. | Higher resolution and speed but consumes 34 mW; lacks integrated power-down and daisy-chain support. | Choose when >16-bit resolution and >1 Msps throughput are mandatory, and system can accommodate higher power and board space. |
| ADS8860IRGET | 16-bit, 1 Msps, pseudo-differential, 1.8 V supply, SPI interface, but only 91.5 dB SNR (typ) and ±1.25 LSB INL (max). | Lower noise and linearity performance; optimized for ultra-low-voltage systems rather than industrial-grade accuracy. | Choose for battery-powered IoT endpoints where 1.8 V operation is essential and 94.7 dB SNR is not required. |
Compared with AD7960BCPZ-RL7 and ADS8860IRGET, the LTC2368IDE-16#PBF uniquely balances industrial-grade linearity (±0.75 LSB INL), low-noise performance (94.7 dB SNR), and embedded-system efficiency (13.5 mW at 1 Msps with auto power-down) in a thermally enhanced DFN package - making it optimal for space-constrained, high-accuracy industrial and medical data acquisition.
Availability
LTC2368IDE-16#PBF is available at Aetrix Electronics and suitable for portable instrumentation, industrial process control, and automated test equipment requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for LTC2368IDE-16#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing technologies, serving industrial, automotive, communications, and healthcare markets.
The LTC2368IDE-16#PBF belongs to ADI's precision SAR ADC product line, engineered for applications demanding high DC accuracy, low power, and robust AC performance - especially where compact size and simplified timing are critical.
FAQ
What is the maximum sampling rate of the LTC2368IDE-16#PBF?
The LTC2368IDE-16#PBF achieves a maximum sampling rate of 1 Msps with no pipeline delay or cycle latency. This is guaranteed across its full operating temperature range (–40°C to +85°C) and supported by its internal oscillator, eliminating dependency on external clock jitter or setup/hold timing margins.
Does the LTC2368IDE-16#PBF require an external reference voltage?
Yes, the LTC2368IDE-16#PBF requires an external reference voltage applied to the REF pins (7 and 8). It accepts 2.5 V to 5.1 V, and performance metrics like SNR and INL are specified with VREF = 5 V. A low-noise, low-drift reference such as the LTC6655-5 is recommended to achieve datasheet specifications.
How does the daisy-chain mode work on the LTC2368IDE-16#PBF?
Daisy-chain mode is enabled by driving the CHAIN pin (1) high. In this mode, RDL/SDI (12) becomes a serial data input, allowing multiple LTC2368IDE-16#PBF devices to share one SCK and SDO line. Conversion results cascade through the chain on each SCK rising edge, enabling synchronized multi-channel sampling without additional control signals.
What is the thermal performance of the LTC2368IDE-16#PBF in its DFN package?
The LTC2368IDE-16#PBF in the 4 mm × 3 mm DFN package has a junction-to-ambient thermal resistance (θJA) of 40°C/W when the exposed pad (Pin 17) is properly soldered to a PCB ground plane. This enables reliable operation at full 13.5 mW dissipation up to +85°C ambient, provided minimum copper area and via count per Analog Devices' layout guidelines are followed.
Can the LTC2368IDE-16#PBF operate with different I/O voltage levels?
Yes, the LTC2368IDE-16#PBF supports 1.8 V, 2.5 V, 3.3 V, and 5 V logic levels via its independent OVDD supply (Pin 15). All digital inputs (CNV, SCK, CHAIN, RDL/SDI) and outputs (SDO, BUSY) are referenced to OVDD, allowing seamless interfacing with mixed-voltage microcontrollers and FPGAs without level-shifting circuitry.
LTC2368IDE-16#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-WFDFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Number of Bits:
- 16
- Sampling Rate (Per Second):
- 1M
- Number of Inputs:
- 1
- Input Type:
- Pseudo-Differential
- Data Interface:
- SPI
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External
- Voltage - Supply, Analog:
- 2.375V ~ 2.625V
- Voltage - Supply, Digital:
- 2.375V ~ 2.625V
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 16-DFN (4x3)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
LTC2368IDE-16#PBF FAQ
1.How can I place an order for LTC2368IDE-16#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC2368IDE-16#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC2368IDE-16#PBF reliable?
The price and inventory of LTC2368IDE-16#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2368IDE-16#PBF is usually 5 days.
3.What payment methods are accepted for LTC2368IDE-16#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2368IDE-16#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC2368IDE-16#PBF?
LTC2368IDE-16#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC2368IDE-16#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC2368IDE-16#PBF?
For technical support, including LTC2368IDE-16#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2368IDE-16#PBF requirements.
6.How does Aetrix verify that LTC2368IDE-16#PBF is sourced from the original manufacturer or authorized distributors?
All LTC2368IDE-16#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2368IDE-16#PBF meets industry standards.
7.What is the process for return or replacement of LTC2368IDE-16#PBF?
All LTC2368IDE-16#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2368IDE-16#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC2368IDE-16#PBF part is unused and in its original packaging.
Return procedure for LTC2368IDE-16#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC2368IDE-16#PBF Tags
-
ADC081C021CIMKX/NOPB
Texas Instruments
-
MCP3021A5T-E/OT
Microchip Technology
-
TLA2024IRUGR
Texas Instruments
-
MCP3221A5T-E/OT
Microchip Technology
-
MCP3221A5T-I/OT
Microchip Technology
-
MCP3221A4T-E/OT
Microchip Technology
-
MCP3221A6T-E/OT
Microchip Technology
-
MCP3221A0T-E/OT
Microchip Technology
-
MCP3221A1T-E/OT
Microchip Technology
-
ADC121S021CIMFX/NOPB
Texas Instruments
-
MCP3001-I/MS
Microchip Technology
-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
