My Inquiry
My Account
Analog Devices Inc. LTC2368IMS-18#PBF
- Part No.:
- LTC2368IMS-18#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 16-TFSOP (0.118", 3.00mm Width)
- Datasheet:
-
LTC2368IMS-18#PBF.pdf
- Description:
- IC ADC 18BIT SAR 16MSOP
- Quantity:
- Payment:
- Shipping:
Inventory:3,440
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2368IMS-18#PBF from Analog Devices (formerly Linear Technology) is an 18-bit, 1 Msps pseudo-differential unipolar successive approximation register (SAR) ADC operating from a single 2.5V supply. It delivers 97 dB SNR (typ), ±2.5 LSB INL (max), and guaranteed no missing codes at full 18-bit resolution, with VREF configurable from 2.5 V to 5.1 V. It serves high-speed precision data acquisition in medical imaging and portable instrumentation.
For engineers reviewing the LTC2368IMS-18#PBF datasheet, LTC2368IMS-18#PBF pinout, LTC2368IMS-18#PBF application, or LTC2368IMS-18#PBF equivalent, key selection criteria include guaranteed 18-bit monotonicity, 1 Msps zero-latency throughput, internal conversion clock, SPI-compatible daisy-chain interface, and operation across –40°C to +85°C.
Technical Context
The LTC2368IMS-18#PBF implements a charge-redistribution SAR architecture with a differential comparator and 18-bit CDAC. Conversion is initiated by a rising edge on CNV, with internal oscillator control eliminating external clock dependency and ensuring fixed 460 ns conversion time.
Its pseudo-differential input stage accepts 0 V to VREF on IN+, while IN– operates as a ground-sense node (±100 mV range), enabling common-mode noise rejection without requiring true differential signal sources. The device supports 1.8 V to 5 V I/O logic via separate OVDD supply and features automatic power-down between conversions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 18-bit - guarantees monotonic transfer function and no missing codes over full temperature range. |
| Sampling Rate | 1 Msps - enables real-time capture of signals up to 500 kHz Nyquist bandwidth with zero cycle latency. |
| SNR | 97 dB (typ, fIN = 2 kHz, VREF = 5 V) - supports >15.8 effective bits for high-fidelity signal reconstruction. |
| INL | ±2.5 LSB (max, –40°C to +85°C) - ensures accurate end-point linearity critical for calibration-sensitive systems. |
| Power Dissipation | 13.5 mW at 1 Msps - enables high-resolution sampling in thermally constrained or battery-powered designs. |
| Reference Range | 2.5 V to 5.1 V - allows flexible full-scale scaling while maintaining 19 µV LSB (at 5 V) and system-level dynamic range optimization. |
| Operating Temp | –40°C to +85°C - qualified for industrial and extended-temperature embedded instrumentation environments. |
Pinout & Package
Package: 16-lead plastic MSOP (small-outline package), 3 mm × 4.9 mm body, exposed pad not present (unlike DFN variant). Compatible with standard MSOP reflow profiles and manual soldering.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CHAIN (1) | Mode selector | High enables daisy-chain serial mode; low configures RDL/SDI as bus-enable input - determines SDO activation behavior and serial topology. |
| VDD (2) | Analog supply | 2.5 V ±62.5 mV regulated supply powering core ADC and reference buffer - requires 10 µF ceramic bypass to GND. |
| GND (3,6,10,16) | Ground reference | Four dedicated analog/digital return paths minimize ground bounce and ensure stable reference and logic thresholds. |
| IN+ (4) | Pseudo-differential input | Accepts 0 V to VREF unipolar signal; sampled via 45 pF capacitor and 40 Ω switch - requires low-impedance drive or buffering. |
| IN– (5) | Common-mode sense | Input range ±100 mV w.r.t. GND; ties to local ground plane or remote sense point to reject common-mode noise. |
| REF (7,8) | Reference voltage input | Dual-pin connection for 2.5 V–5.1 V external reference; draws pulsed current per conversion - requires 47 µF X5R ceramic decoupling. |
| CNV (9) | Conversion trigger | Rising-edge–initiated start-of-conversion; powers up internal circuitry and synchronizes sampling - minimum high time 20 ns. |
| BUSY (11) | Status indicator | Active-high open-drain output signaling conversion progress - transitions low within 527 ns after CNV edge. |
| RDL/SDI (12) | Serial interface control/data | Function depends on CHAIN state: bus enable (low) or serial data input (high) - supports multi-device daisy chains. |
| SCK (13) | Serial clock input | Accepts 100 MHz max clock (10 ns period); controls timing of SDO data shifts - compatible with 1.8 V/2.5 V/3.3 V/5 V logic levels. |
| SDO (14) | Serial data output | MSB-first straight-binary output; valid 9.5 ns after SCK↑ (CL = 20 pF); tri-stated when RDL/SDI = low in normal mode. |
| OVDD (15) | I/O supply | 1.71 V–5.25 V digital interface supply - sets VIH/VIL thresholds and drives SDO/SCK/RDL pins - bypass with 0.1 µF ceramic. |
Key Features
| Feature | Design Value |
|---|---|
| No pipeline delay | Zero-cycle latency enables deterministic real-time control loops and eliminates FIFO buffering requirements in closed-loop systems. |
| Internal conversion clock | Removes need for external timing circuitry or clock distribution networks - simplifies PCB layout and reduces jitter sensitivity. |
| Auto power-down | Reduces current draw to 0.9 µA (typ) between conversions - scales power linearly with sample rate for burst-mode or low-duty-cycle operation. |
| SPI-compatible daisy-chain mode | Enables synchronous readout of multiple LTC2368IMS-18#PBF devices using single SCK/SDO lines - cuts interconnect count and routing complexity. |
| Pseudo-differential input architecture | Rejects common-mode noise on IN+/IN– without requiring matched differential drivers - lowers BOM cost and design complexity vs. true differential ADCs. |
Applications
| Medical Imaging Signal Chain | Portable High-Speed Data Logger |
|---|---|
Use Scenario: Digitizing low-noise analog outputs from ultrasound transducer front-ends or MRI gradient monitoring circuits. IC Role / Device Role / Timing Role: Primary high-resolution ADC capturing baseband signals at ≥500 kSPS with minimal added noise or distortion. Use Value: 97 dB SNR and –120 dB THD preserve weak signal integrity in diagnostic-grade imaging; 18-bit resolution enables fine-grained tissue differentiation. |
Use Scenario: Battery-powered field instruments recording vibration, acoustic emission, or environmental sensor data over extended periods. IC Role / Device Role / Timing Role: Core sampling engine with adaptive power management synchronized to event-triggered acquisition windows. Use Value: 13.5 mW at full speed and sub-µA shutdown current extend operational life; MSOP package enables compact, ruggedized enclosure design. |
| Industrial Process Control Loop | Automated Test Equipment (ATE) |
Use Scenario: Closed-loop feedback acquisition in PLC analog I/O modules measuring pressure, temperature, or flow with high linearity. IC Role / Device Role / Timing Role: Real-time analog input conditioner delivering deterministic 1 µs conversion cycle for PID execution timing. Use Value: ±2.5 LSB INL ensures accurate setpoint tracking across temperature; no missing codes prevents step errors in control actuation. |
Use Scenario: Multi-channel parametric test systems validating semiconductor device performance under fast transient conditions. IC Role / Device Role / Timing Role: High-fidelity digitizer capturing waveform edges and settling behavior with precise timestamp alignment. Use Value: 4 ps aperture jitter and 34 MHz –3 dB input bandwidth support accurate rise-time measurement; daisy-chain mode simplifies channel synchronization. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7986BCPZ-RL7 | 18-bit, 1 Msps, but uses external conversion clock; no internal oscillator; requires external REF buffer; higher typical power (18 mW). | Requires additional clock generation and reference conditioning circuitry - increases board area and component count. | Select when system already provides low-jitter master clock and needs tighter timing control over conversion initiation. |
| ADS8860IDRCT | 16-bit, 1 Msps, SPI interface, lower power (6.5 mW), but lacks daisy-chain mode and has lower SNR (92.5 dB typ). | Insufficient resolution for applications demanding >16 ENOB; no multi-device synchronization capability. | Select for cost-sensitive, lower-precision applications where 16-bit accuracy suffices and board space is highly constrained. |
Compared with AD7986BCPZ-RL7 and ADS8860IDRCT, the LTC2368IMS-18#PBF uniquely combines internal timing, daisy-chain support, and 18-bit no-missing-codes assurance - making it optimal for compact, self-contained, multi-channel precision acquisition systems.
Availability
LTC2368IMS-18#PBF is available at Aetrix Electronics and suitable for medical imaging signal chains, portable high-speed data loggers, and industrial process control systems requiring stable component supply, long-term manufacturability, and guaranteed temperature-grade compliance.
Supply support for LTC2368IMS-18#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing technologies, serving industrial, automotive, communications, and healthcare markets.
The LTC2368IMS-18#PBF belongs to ADI's legacy Linear Technology precision SAR ADC portfolio, engineered for applications demanding high resolution, low noise, and deterministic timing - especially where board space, power, and system-level integration are critical.
FAQ
What is the operating temperature range for the LTC2368IMS-18#PBF?
The LTC2368IMS-18#PBF is specified for operation from –40°C to +85°C (Industrial grade). All key specifications-including INL, SNR, and power consumption-are guaranteed across this full range, making it suitable for deployment in harsh industrial or outdoor environments without derating.
Does the LTC2368IMS-18#PBF require an external clock source?
No, the LTC2368IMS-18#PBF integrates an internal oscillator that sets the conversion timing. This eliminates dependency on external clock generation, reduces jitter sensitivity, and simplifies system timing architecture - though an external SCK is still required for serial data transfer.
Can the LTC2368IMS-18#PBF operate with a 3.3V I/O interface?
Yes. The LTC2368IMS-18#PBF supports 1.8 V to 5 V logic levels on its digital interface via the OVDD supply pin. When OVDD = 3.3 V, VIH is 2.64 V (min) and VIL is 0.66 V (max), ensuring robust compatibility with standard 3.3 V microcontrollers and FPGAs.
What reference voltage options are supported by the LTC2368IMS-18#PBF?
The LTC2368IMS-18#PBF accepts an external reference voltage from 2.5 V to 5.1 V applied to the dual REF pins. Common choices include the LTC6655-5 (5 V, 2 ppm/°C drift) or ADR4550 (5 V, 3 ppm/°C), both of which maintain <0.5 LSB deviation across the full code span at 1 Msps.
How does the pseudo-differential input architecture of the LTC2368IMS-18#PBF differ from true differential inputs?
The LTC2368IMS-18#PBF's pseudo-differential input uses IN+ (0 V to VREF) and IN– (±100 mV w.r.t. GND) to reject common-mode noise without requiring matched complementary signals. Unlike true differential ADCs, it does not accept bipolar or inverted inputs on IN– - simplifying driver design while retaining noise immunity benefits.
LTC2368IMS-18#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-TFSOP (0.118", 3.00mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Number of Bits:
- 18
- Sampling Rate (Per Second):
- 1M
- Number of Inputs:
- 1
- Input Type:
- Pseudo-Differential
- Data Interface:
- SPI
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External
- Voltage - Supply, Analog:
- 2.375V ~ 2.625V
- Voltage - Supply, Digital:
- 2.375V ~ 2.625V
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 16-MSOP
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
LTC2368IMS-18#PBF FAQ
1.How can I place an order for LTC2368IMS-18#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC2368IMS-18#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC2368IMS-18#PBF reliable?
The price and inventory of LTC2368IMS-18#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2368IMS-18#PBF is usually 5 days.
3.What payment methods are accepted for LTC2368IMS-18#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2368IMS-18#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC2368IMS-18#PBF?
LTC2368IMS-18#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC2368IMS-18#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC2368IMS-18#PBF?
For technical support, including LTC2368IMS-18#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2368IMS-18#PBF requirements.
6.How does Aetrix verify that LTC2368IMS-18#PBF is sourced from the original manufacturer or authorized distributors?
All LTC2368IMS-18#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2368IMS-18#PBF meets industry standards.
7.What is the process for return or replacement of LTC2368IMS-18#PBF?
All LTC2368IMS-18#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2368IMS-18#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC2368IMS-18#PBF part is unused and in its original packaging.
Return procedure for LTC2368IMS-18#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC2368IMS-18#PBF Tags
-
ADC081C021CIMKX/NOPB
Texas Instruments
-
MCP3021A5T-E/OT
Microchip Technology
-
TLA2024IRUGR
Texas Instruments
-
MCP3221A5T-E/OT
Microchip Technology
-
MCP3221A5T-I/OT
Microchip Technology
-
MCP3221A4T-E/OT
Microchip Technology
-
MCP3221A6T-E/OT
Microchip Technology
-
MCP3221A0T-E/OT
Microchip Technology
-
MCP3221A1T-E/OT
Microchip Technology
-
ADC121S021CIMFX/NOPB
Texas Instruments
-
MCP3001-I/MS
Microchip Technology
-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
