Analog Devices Inc. LTC2368IMS-24#PBF
- Part No.:
- LTC2368IMS-24#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 16-TFSOP (0.118", 3.00mm Width)
- Datasheet:
-
LTC2368IMS-24#PBF.pdf
- Description:
- IC ADC 24BIT SAR 16MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,014
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2368IMS-24#PBF from Analog Devices (formerly Linear Technology) is a 24-bit, 1 Msps pseudo-differential unipolar successive approximation register (SAR) ADC with integrated real-time digital averaging filter. It operates from a single 2.5 V supply, supports 2.5 V to 5.1 V reference voltage, achieves ±4.5 ppm INL max and 98 dB SNR at full speed, and is designed for high-precision DC-critical applications such as seismic data acquisition and medical imaging.
For engineers reviewing the LTC2368IMS-24#PBF datasheet, LTC2368IMS-24#PBF pinout, LTC2368IMS-24#PBF application, or LTC2368IMS-24#PBF equivalent, key selection considerations include guaranteed 24-bit no-missing-codes operation, integrated averaging (1–65536 samples), SPI-compatible 1.8–5 V I/O, daisy-chain capability, and –40°C to +85°C industrial temperature rating in MSOP package.
Technical Context
The LTC2368IMS-24#PBF implements a charge-redistribution SAR architecture with a 24-bit CDAC and differential comparator, sampling the IN+/IN– pseudo-differential input during acquisition and performing binary-search conversion against VREF fractions. Its integrated digital filter operates in real time without registers or configuration overhead, enabling dynamic range scaling from 98 dB (1 Msps) to 140 dB (15.25 sps).
It features dual power domains: VDD (2.375–2.625 V) for analog core and OVDD (1.71–5.25 V) for digital I/O, supporting mixed-voltage systems. The device powers down automatically between conversions, reducing current to 0.4 mA typical in idle state, and includes 50/60 Hz rejection via synchronized averaging.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 24-bit - guarantees monotonic transfer function and no missing codes across full operating temperature range (–40°C to +85°C). |
| Sampling Rate | 1 Msps - enables high-speed transient capture while maintaining 98 dB SNR and –116 dB THD at 2 kHz input. |
| INL Error | ±4.5 ppm max - corresponds to ±0.07 LSB at 24 bits, ensuring sub-ppm linearity for precision metrology. |
| Dynamic Range | 140 dB typical at 15.25 sps - achieved via on-chip averaging of up to 65536 samples, eliminating need for external DSP. |
| Reference Range | 2.5 V to 5.1 V - supports flexible system-level scaling; LSB = 0.3 µV at 5 V REF, enabling 1 µV-level resolution. |
| Power Consumption | 21 mW typical at 1 Msps - low quiescent current (8.4 mA VDD + OVDD + REF) enables battery-operated portable instrumentation. |
| Supply Voltages | VDD = 2.5 V ±62.5 mV; OVDD = 1.71–5.25 V - decoupled domains allow direct interfacing with 1.8 V, 3.3 V, or 5 V microcontrollers. |
Pinout & Package
Package: 16-lead plastic MSOP (3 mm × 4.9 mm), exposed pad not present (DFN variant has exposed pad; MSOP does not). Operating temperature range: –40°C to +85°C (I-grade).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CHAIN (1) | Mode selector | Low = normal SPI mode (RDL/SDI controls SDO enable); high = daisy-chain mode (RDL/SDI becomes SDI input for cascaded ADCs). |
| VDD (2) | Analog core supply | 2.5 V ±62.5 mV supply; requires 10 µF ceramic bypass to GND; powers SAR core, reference buffer, and internal logic. |
| GND (3,6,10,16) | Ground reference | Four dedicated ground pins minimize ground bounce; must be connected to low-impedance PCB ground plane. |
| IN+ (4) | Pseudo-differential analog input (+) | Accepts 0 V to VREF input; modeled as 45 pF switched capacitor + 40 Ω RON; requires low-impedance drive (≤50 Ω recommended). |
| IN– (5) | Pseudo-differential analog input (–) | Common-mode sense node; input range ±100 mV vs GND; ties directly to remote ground or local ground plane to reject common-mode noise. |
| REF (7,8) | Reference voltage input | 2.5–5.1 V external reference; dual-pin layout reduces impedance; requires 47 µF X7R ceramic (1210 size) + 0.1 µF close decoupling. |
| CNV (9) | Conversion trigger | Rising-edge–activated; initiates acquisition and conversion; also wakes device from power-down state. |
| BUSY (11) | Conversion status indicator | Active-high open-drain output; asserts at CNV↑, deasserts when 24-bit result is ready on SDO; used for timing synchronization. |
| RDL/SDI (12) | Configurable I/O | In normal mode: bus enable (low = SDO active); in chain mode: serial data input from upstream ADC in daisy chain. |
| SCK (13) | Serial clock input | Supports up to 100 MHz (10 ns min period); rising-edge–sampled; compatible with 1.8/2.5/3.3/5 V logic levels referenced to OVDD. |
| SDO (14) | Serial data output | MSB-first straight-binary output; tri-state controlled by RDL/SDI in normal mode; drives 20 pF load with <9.5 ns propagation delay. |
| OVDD (15) | Digital I/O supply | 1.71–5.25 V supply for all digital pins (SCK, SDO, RDL/SDI, BUSY, CHAIN, CNV); bypass with 0.1 µF ceramic to GND. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated digital averaging filter | Real-time averaging of 1–65536 conversions without registers or firmware overhead-enables software-selectable trade-off between speed (1 Msps) and resolution (140 dB DR). |
| Pseudo-differential unipolar input | IN+/IN– architecture rejects common-mode noise up to 83 dB at 500 kHz while supporting 0 V to VREF unipolar measurement without external level-shifting circuitry. |
| Guaranteed 24-bit no-missing-codes | Specified over full –40°C to +85°C range-ensures monotonicity and integrity in closed-loop control, calibration, and metrology applications where code gaps cause system instability. |
| 50/60 Hz rejection | Enabled by integer-number-of-cycles sampling and averaging-eliminates need for external notch filters in power-line–coupled environments like energy monitoring and industrial sensors. |
| Auto power-down between conversions | Reduces supply current to 0.4 mA typical when idle-critical for portable, low-duty-cycle systems such as handheld test equipment and remote sensor nodes. |
Applications
| Seismology Data Acquisition | Medical Imaging Signal Chain |
|---|---|
|
Use Scenario: High-resolution digitization of low-amplitude, low-frequency ground motion signals (0.01–100 Hz) in portable field arrays. IC Role / Device Role / Timing Role: Primary 24-bit ADC capturing analog outputs from geophone preamps; uses N=65536 averaging to achieve >135 dB effective resolution at sub-100 sps. Use Value: Eliminates external FPGA-based averaging, reduces BOM count, and maintains ±4.5 ppm INL across wide temperature swings encountered in outdoor deployments. |
Use Scenario: Digitizing analog outputs from CT/MRI detector front-ends requiring ultra-low noise and distortion over extended integration times. IC Role / Device Role / Timing Role: Precision SAR ADC in signal chain after low-noise amplifier and anti-aliasing filter; operates at 15.25 sps with 140 dB DR for photon-counting accuracy. Use Value: Delivers 0.3 µV LSB resolution at 5 V REF and –116 dB THD, enabling detection of subtle tissue contrast differences without post-processing artifacts. |
| Energy Exploration Logging Tools | High-Speed Industrial Process Control |
|
Use Scenario: Downhole wireline logging tools measuring resistivity, gamma ray, and acoustic waveforms under extreme thermal stress (–40°C to +85°C). IC Role / Device Role / Timing Role: Temperature-stable ADC converting sensor outputs in harsh oil/gas well environments; leverages guaranteed specs over full industrial grade range. Use Value: Maintains ±0.07 LSB INL error and 98 dB SNR at 1 Msps without recalibration, reducing tool downtime and improving geological interpretation fidelity. |
Use Scenario: Real-time closed-loop control of motor position, pressure, or temperature in automated manufacturing cells with tight jitter budgets. IC Role / Device Role / Timing Role: High-speed feedback ADC in servo drive signal path; uses BUSY and CNV timing for deterministic 1 µs sample-to-result latency. Use Value: Enables sub-microsecond timing alignment between analog sensing and PWM update, improving loop stability and reducing positional overshoot. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-resolution SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7626BCPZ-RL7 | 2.5 Msps, 16-bit, no integrated averaging; requires external digital processing for noise reduction; LVDS interface instead of SPI. | Better suited for high-throughput spectral analysis than ultra-low-noise DC measurement; lacks 50/60 Hz rejection and auto-power-down. | Select when raw throughput >1.5 Msps is required and system already includes FPGA/DSP for filtering; avoid for battery-powered or EMI-sensitive deployments. |
| LTC2378-20IMS#PBF | 20-bit, 1 Msps, ±2 ppm INL typ, no integrated averaging; lower power (15 mW), smaller MSOP-16 footprint, but no daisy-chain mode. | Optimized for cost-sensitive, space-constrained designs where 20-bit resolution suffices; lacks real-time averaging and 50/60 Hz rejection. | Choose for compact, lower-resolution instrumentation where board area and power are critical, but 24-bit integrity and AC-line immunity are not required. |
Compared with AD7626BCPZ-RL7 and LTC2378-20IMS#PBF, the LTC2368IMS-24#PBF uniquely combines 24-bit no-missing-codes assurance, on-chip averaging up to 65536 samples, and native 50/60 Hz rejection-making it the only option among the three that delivers true 140 dB dynamic range without external computation or filtering components.
Availability
LTC2368IMS-24#PBF is available at Aetrix Electronics and suitable for seismology instrumentation, medical imaging subsystems, energy exploration logging tools, and high-speed industrial process control requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for LTC2368IMS-24#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, formed through the acquisition of Linear Technology in 2017.
The LTC2368IMS-24#PBF belongs to ADI's precision SAR ADC product line, engineered specifically for applications demanding ultra-low noise, guaranteed linearity, and seamless integration into low-power, high-reliability measurement systems without external digital assistance.
FAQ
What is the maximum sampling rate and corresponding SNR for the LTC2368IMS-24#PBF?
The LTC2368IMS-24#PBF achieves a maximum sampling rate of 1 Msps with a typical SNR of 98 dB at fIN = 2 kHz and VREF = 5 V. This performance is maintained across the full –40°C to +85°C operating range and requires no external configuration. At reduced rates (e.g., 15.25 sps), SNR improves to 140 dB via integrated averaging.
Does the LTC2368IMS-24#PBF require external configuration registers or SPI commands to enable its digital averaging feature?
No. The LTC2368IMS-24#PBF's digital averaging is fully hardware-controlled and requires no SPI writes, configuration registers, or firmware initialization. The number of averages (1–65536) is set via dedicated control pins (not exposed in MSOP package) or determined by timing-no software interaction is needed to activate or adjust averaging depth.
Can the LTC2368IMS-24#PBF operate with a 3.3 V I/O interface while using a 2.5 V analog supply?
Yes. The LTC2368IMS-24#PBF supports independent supplies: VDD = 2.5 V powers the analog core, while OVDD = 3.3 V powers all digital I/O pins (SCK, SDO, RDL/SDI, BUSY, CHAIN, CNV). This allows direct interfacing with 3.3 V microcontrollers without level shifters, and all timing parameters remain valid per datasheet specifications.
What is the guaranteed integral nonlinearity (INL) specification for the LTC2368IMS-24#PBF over temperature?
The LTC2368IMS-24#PBF guarantees ±4.5 ppm INL maximum over its full operating temperature range of –40°C to +85°C. This equates to ±0.07 LSB at 24 bits and is tested and specified-not just characterized-ensuring consistent linearity in industrial and downhole environments without recalibration.
How does the pseudo-differential input architecture of the LTC2368IMS-24#PBF improve noise immunity compared to single-ended inputs?
The LTC2368IMS-24#PBF's pseudo-differential input (IN+/IN–) provides 83 dB common-mode rejection ratio at 500 kHz, rejecting shared noise sources like power-supply ripple or EMI coupling. Unlike true differential ADCs, IN– is constrained to ±100 mV vs GND-simplifying grounding while retaining CMRR benefits critical in noisy industrial or medical settings.
LTC2368IMS-24#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-TFSOP (0.118", 3.00mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Number of Bits:
- 24
- Sampling Rate (Per Second):
- 1M
- Number of Inputs:
- 1
- Input Type:
- Pseudo-Differential
- Data Interface:
- SPI
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External
- Voltage - Supply, Analog:
- 2.375V ~ 2.625V
- Voltage - Supply, Digital:
- 2.375V ~ 2.625V
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 16-MSOP
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
LTC2368IMS-24#PBF FAQ
1.How can I place an order for LTC2368IMS-24#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC2368IMS-24#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC2368IMS-24#PBF reliable?
The price and inventory of LTC2368IMS-24#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2368IMS-24#PBF is usually 5 days.
3.What payment methods are accepted for LTC2368IMS-24#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2368IMS-24#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC2368IMS-24#PBF?
LTC2368IMS-24#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC2368IMS-24#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC2368IMS-24#PBF?
For technical support, including LTC2368IMS-24#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2368IMS-24#PBF requirements.
6.How does Aetrix verify that LTC2368IMS-24#PBF is sourced from the original manufacturer or authorized distributors?
All LTC2368IMS-24#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2368IMS-24#PBF meets industry standards.
7.What is the process for return or replacement of LTC2368IMS-24#PBF?
All LTC2368IMS-24#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2368IMS-24#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC2368IMS-24#PBF part is unused and in its original packaging.
Return procedure for LTC2368IMS-24#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC2368IMS-24#PBF Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

