My Inquiry
My Account
Analog Devices Inc. LTC2369IDE-18#PBF
- Part No.:
- LTC2369IDE-18#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 16-WFDFN Exposed Pad
- Datasheet:
-
LTC2369IDE-18#PBF.pdf
- Description:
- IC ADC 18BIT SAR 16DFN
- Quantity:
- Payment:
- Shipping:
Inventory:2,343
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2369IDE-18#PBF from Analog Devices (formerly Linear Technology) is an 18-bit, 1.6 Msps pseudo-differential unipolar successive approximation register (SAR) ADC operating from a single 2.5 V supply. It delivers 96.5 dB typical SNR, ±2.5 LSB maximum INL, and guaranteed no missing codes at full 18-bit resolution, with VREF support from 2.5 V to 5.1 V. It targets high-speed, low-power data acquisition in portable instrumentation and industrial process control.
For engineers reviewing the LTC2369IDE-18#PBF datasheet, LTC2369IDE-18#PBF pinout, LTC2369IDE-18#PBF application, or LTC2369IDE-18#PBF equivalent, key selection criteria include guaranteed 18-bit no-missing-codes operation over –40°C to +85°C, daisy-chain SPI interface compatibility with 1.8 V–5 V logic, internal conversion clock eliminating external timing constraints, and ultra-low 18 mW power consumption at full throughput.
Technical Context
The LTC2369IDE-18#PBF employs a charge-redistribution CDAC architecture with pseudo-differential sampling, where IN+ accepts 0 V to VREF input while IN– serves as ground-sense reference within ±100 mV of GND. Its internal oscillator fixes tCONV at 360–412 ns, enabling zero-cycle-latency operation and deterministic timing independent of host controller clocks.
It features dual-supply operation: 2.5 V (±62.5 mV) for analog core (VDD) and programmable 1.71–5.25 V for digital I/O (OVDD), allowing seamless interfacing with mixed-voltage systems. Auto power-down between conversions reduces current draw to 0.9 μA, scaling linearly with sample rate - 18 μW at 1.6 ksps.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 18-bit - guarantees monotonic transfer function and full 262,144-level quantization without missing codes. |
| Sampling Rate | 1.6 Msps - enables real-time capture of signals up to 34 MHz input bandwidth (–3 dB) with no pipeline delay. |
| SNR (fIN = 2 kHz) | 96.5 dB typical - corresponds to effective resolution >16.4 bits and supports high-fidelity signal digitization. |
| INL (max) | ±2.5 LSB - ensures accurate end-point linearity critical for closed-loop control and calibration-sensitive applications. |
| Power (1.6 Msps) | 18 mW total - achieved via 7.2–8.6 mA VDD current and 0.7–0.9 mA OVDD current, enabling battery-operated designs. |
| VREF Range | 2.5 V to 5.1 V - allows flexible full-scale adjustment; LSB size = 19 μV at 5 V reference. |
| Operating Temp | –40°C to +85°C - qualified for industrial environments; H-grade variants extend to +125°C. |
Pinout & Package
Package: 16-lead (4 mm × 3 mm) plastic DFN with exposed thermal pad (Pin 17 = GND, must be soldered to PCB).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CHAIN (1) | Mode selector | High enables daisy-chain SPI mode (RDL/SDI becomes serial input); low enables normal bus-enable mode. |
| VDD (2) | Analog core supply | 2.5 V ±62.5 mV supply; bypass with 10 μF ceramic capacitor to GND for noise immunity. |
| GND (3,6,10,16) | Ground reference | Four dedicated GND pins minimize ground bounce; exposed pad (Pin 17) is additional GND connection. |
| IN+ (4) | Pseudo-differential input (+) | Accepts 0 V to VREF input; sees ~45 pF capacitance and 40 Ω switch resistance during acquisition. |
| IN– (5) | Pseudo-differential input (–) | Ground-sense node; input range ±100 mV relative to GND; must connect to system ground or remote sense point. |
| REF (7,8) | Reference voltage input | Dual-pin connection for 2.5–5.1 V external reference; requires 47 μF X5R ceramic decoupling at pin. |
| CNV (9) | Convert trigger | Rising edge initiates conversion and powers up ADC; no minimum pulse width required beyond 20 ns high time. |
| BUSY (11) | Conversion status indicator | Active-high open-drain output; asserts at CNV↑, deasserts when 18-bit result is ready on SDO. |
| RDL/SDI (12) | Serial interface control/data | In normal mode: bus enable; in chain mode: serial data input for daisy-chained configurations. |
| SCK (13) | Serial clock input | Accepts 100 MHz max clock (10 ns period); controls MSB-first readout timing of SDO data. |
| SDO (14) | Serial data output | Three-state output; drives straight-binary 18-bit result on rising SCK edges; valid 9.5 ns after SCK↑. |
| OVDD (15) | I/O interface supply | 1.71–5.25 V logic supply; sets VIH/VIL thresholds and enables interoperability with 1.8/2.5/3.3/5 V hosts. |
Key Features
| Feature | Design Value |
|---|---|
| No missing codes at 18 bits | Guaranteed over full temperature range (–40°C to +85°C), ensuring monotonicity in precision control loops. |
| Internal conversion clock | Eliminates need for external timing circuitry; fixes conversion time to 360–412 ns regardless of host clock jitter. |
| Daisy-chain SPI mode | Enables synchronous multi-ADC acquisition with single SCK and SDO lines - reduces PCB routing complexity. |
| Auto power-down | Reduces quiescent current to 0.9 μA between conversions; power scales linearly with sample rate for energy efficiency. |
| Pseudo-differential input architecture | Rejects common-mode noise on IN+/IN– pair while maintaining unipolar 0 V to VREF range - simplifies front-end design. |
Applications
| Medical Imaging Signal Chain | Industrial Process Monitoring |
|---|---|
Use Scenario: Digitizing low-noise analog outputs from CT/MRI detector arrays requiring high dynamic range and minimal harmonic distortion. IC Role / Device Role / Timing Role: Primary SAR ADC capturing 1.6 Msps sampled data with 96.5 dB SNR and –120 dB THD at 2 kHz. Use Value: Enables detection of subtle tissue contrast gradients by preserving signal integrity across 18-bit resolution without missing codes. |
Use Scenario: High-accuracy sensor data acquisition in PLC modules monitoring pressure, flow, and temperature in harsh factory environments. IC Role / Device Role / Timing Role: Precision analog front-end ADC operating continuously at 1.6 Msps with guaranteed –40°C to +85°C performance. Use Value: Delivers stable 18-bit linearity (±2.5 LSB INL) and low 18 mW power dissipation for fanless, sealed enclosure designs. |
| Portable Test Equipment | Battery-Powered Data Loggers |
Use Scenario: Handheld oscilloscopes and spectrum analyzers requiring fast sampling, low power, and compact form factor. IC Role / Device Role / Timing Role: Core ADC with internal clock and daisy-chain capability for multi-channel synchronized capture. Use Value: Reduces BOM count and board space via integrated timing and 4 mm × 3 mm DFN package with thermal pad. |
Use Scenario: Remote environmental sensors logging vibration, acoustic, or strain data over extended periods on coin-cell batteries. IC Role / Device Role / Timing Role: Low-power SAR ADC drawing only 18 μW at 1.6 ksps while retaining full 18-bit resolution. Use Value: Extends operational lifetime by >10× versus comparable 16-bit ADCs due to scalable auto power-down behavior. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7960BCPZ-RL7 | 18-bit, 5 Msps, differential input only; requires external reference; consumes 39 mW at full speed. | Higher throughput but lacks pseudo-differential unipolar flexibility; not drop-in compatible due to different pinout and interface protocol. | Select when >1.6 Msps sampling is mandatory and differential sensor interfaces dominate the system architecture. |
| LTC2378-18#PBF | 18-bit, 1 Msps, same family architecture; lower power (12 mW), no daisy-chain mode, identical DFN package. | Reduced throughput and missing chain mode limit multi-ADC synchronization; otherwise pin-compatible and software-compatible. | Choose for cost-optimized, lower-throughput systems where daisy-chain is unnecessary and 1 Msps suffices. |
Compared with AD7960BCPZ-RL7 and LTC2378-18#PBF, the LTC2369IDE-18#PBF uniquely balances 1.6 Msps speed, pseudo-differential unipolar input flexibility, daisy-chain capability, and ultra-low 18 mW power - making it optimal for space-constrained, battery-aware, multi-channel industrial and portable instrumentation.
Availability
LTC2369IDE-18#PBF is available at Aetrix Electronics and suitable for medical imaging signal chains, industrial process monitoring, and portable test equipment requiring stable component supply with guaranteed long-term availability and traceable sourcing.
Supply support for LTC2369IDE-18#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, formed through the acquisition of Linear Technology in 2017.
The LTC2369IDE-18#PBF belongs to ADI's precision SAR ADC product line, designed specifically for applications demanding high resolution, low power, and deterministic timing - including portable instrumentation, industrial automation, and medical diagnostics.
FAQ
What is the operating temperature range for the LTC2369IDE-18#PBF?
The LTC2369IDE-18#PBF is rated for operation from –40°C to +85°C. This industrial-grade temperature range is validated across all electrical specifications including INL (±2.5 LSB max), SNR (96.5 dB typical), and power consumption (18 mW at 1.6 Msps). The "I" grade designation in the part number explicitly confirms this extended temperature qualification.
Does the LTC2369IDE-18#PBF require an external reference, and what are the voltage limits?
Yes, the LTC2369IDE-18#PBF requires an external reference applied to the REF pins (7 and 8). The supported reference voltage range is 2.5 V to 5.1 V. Operation outside this range violates absolute maximum ratings and may cause permanent damage. At 5 V reference, the LSB size is 19 μV; at 2.5 V, it is 9.5 μV - enabling flexible full-scale optimization.
How does the daisy-chain mode work on the LTC2369IDE-18#PBF?
Daisy-chain mode is enabled by driving the CHAIN pin (1) high. In this mode, RDL/SDI (12) becomes a serial data input, allowing multiple LTC2369IDE-18#PBF devices to share one SCK and SDO line. Each device shifts its 18-bit result into the next, enabling synchronized multi-channel acquisition without additional GPIOs or timing skew.
What is the power consumption of the LTC2369IDE-18#PBF at reduced sampling rates?
The LTC2369IDE-18#PBF features automatic power-down between conversions. At 1.6 ksps, it draws only 18 μW total (0.9 μA per supply). Power scales linearly with sample rate - e.g., at 160 ksps, consumption is ~1.8 mW. This behavior is inherent to the architecture and requires no software configuration.
Is the LTC2369IDE-18#PBF pin-compatible with other members of the LTC2369 family?
Yes, the LTC2369IDE-18#PBF shares identical pinout and footprint with all DFN-package variants (e.g., LTC2369CDE-18#PBF, LTC2369HDE-18#PBF), differing only in temperature grade and screening. All DFN versions use the same 16-lead (4 mm × 3 mm) package with exposed thermal pad (Pin 17 = GND), enabling direct replacement in existing layouts.
LTC2369IDE-18#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-WFDFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Number of Bits:
- 18
- Sampling Rate (Per Second):
- 1.6M
- Number of Inputs:
- 1
- Input Type:
- Pseudo-Differential
- Data Interface:
- SPI
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External
- Voltage - Supply, Analog:
- 2.375V ~ 2.625V
- Voltage - Supply, Digital:
- 2.375V ~ 2.625V
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 16-DFN (4x3)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
LTC2369IDE-18#PBF FAQ
1.How can I place an order for LTC2369IDE-18#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC2369IDE-18#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC2369IDE-18#PBF reliable?
The price and inventory of LTC2369IDE-18#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2369IDE-18#PBF is usually 5 days.
3.What payment methods are accepted for LTC2369IDE-18#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2369IDE-18#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC2369IDE-18#PBF?
LTC2369IDE-18#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC2369IDE-18#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC2369IDE-18#PBF?
For technical support, including LTC2369IDE-18#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2369IDE-18#PBF requirements.
6.How does Aetrix verify that LTC2369IDE-18#PBF is sourced from the original manufacturer or authorized distributors?
All LTC2369IDE-18#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2369IDE-18#PBF meets industry standards.
7.What is the process for return or replacement of LTC2369IDE-18#PBF?
All LTC2369IDE-18#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2369IDE-18#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC2369IDE-18#PBF part is unused and in its original packaging.
Return procedure for LTC2369IDE-18#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC2369IDE-18#PBF Tags
-
ADC081C021CIMKX/NOPB
Texas Instruments
-
MCP3021A5T-E/OT
Microchip Technology
-
TLA2024IRUGR
Texas Instruments
-
MCP3221A5T-E/OT
Microchip Technology
-
MCP3221A5T-I/OT
Microchip Technology
-
MCP3221A4T-E/OT
Microchip Technology
-
MCP3221A6T-E/OT
Microchip Technology
-
MCP3221A0T-E/OT
Microchip Technology
-
MCP3221A1T-E/OT
Microchip Technology
-
ADC121S021CIMFX/NOPB
Texas Instruments
-
MCP3001-I/MS
Microchip Technology
-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
