Analog Devices Inc. LTC2376CDE-18#PBF
- Part No.:
- LTC2376CDE-18#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 16-WFDFN Exposed Pad
- Datasheet:
-
LTC2376CDE-18#PBF.pdf
- Description:
- IC ADC 18BIT SAR 16DFN
- Quantity:
- Payment:

- Shipping:

Inventory:4,177
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2376CDE-18#PBF from Analog Devices (formerly Linear Technology) is an 18-bit, 250ksps successive approximation register (SAR) analog-to-digital converter with ±1.75LSB INL max, 102dB SNR at 2kHz, and fully differential ±VREF input range (2.5V–5.1V reference). It operates from a single 2.5V supply, consumes only 3.4mW at full speed, and features digital gain compression (DGC) to enable single-supply amplifier driving - used in high-precision data acquisition systems requiring low noise and guaranteed no missing codes.
For engineers reviewing the LTC2376CDE-18#PBF datasheet, LTC2376CDE-18#PBF pinout, LTC2376CDE-18#PBF application, or LTC2376CDE-18#PBF equivalent, key selection considerations include its 16-pin 4mm × 3mm DFN package, daisy-chain SPI interface supporting 1.8V–5V I/O, internal conversion clock, zero-cycle latency operation, and guaranteed 18-bit monotonicity across 0°C to 70°C.
Technical Context
The LTC2376CDE-18#PBF implements a charge-redistribution SAR architecture with a 18-bit CDAC and differential comparator, sampling at up to 250ksps with no pipeline delay. Its internal oscillator eliminates external clock dependency, and auto power-down reduces current to 0.9µA between conversions.
Digital gain compression (DGC) remaps the full-scale input range from ±VREF to 0.1×VREF to 0.9×VREF when REF/DGC is grounded - enabling rail-to-rail single-supply amplifier operation while preserving full 18-bit resolution and 38µV LSB (at VREF = 5V).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 18-bit - delivers 262,144 distinct output codes with guaranteed no missing codes. |
| Sampling Rate | 250ksps - supports real-time capture of signals up to 125kHz Nyquist bandwidth. |
| SNR | 102dB (typ, fIN = 2kHz, VREF = 5V) - enables >16.9 effective bits (ENOB) for precision measurement. |
| INL | ±1.75LSB (max) - ensures linearity error ≤ ±0.0067% of full scale, critical for calibration-sensitive systems. |
| Power Consumption | 3.4mW at 250ksps - achieves 13.6nJ/conversion efficiency, suitable for portable instrumentation. |
| Digital Interface | SPI-compatible with daisy-chain mode - simplifies multi-channel ADC synchronization without FPGA logic overhead. |
| Reference Range | 2.5V to 5.1V - allows flexible system-level scaling and compatibility with common precision references. |
Pinout & Package
Package: 16-lead (4mm × 3mm) plastic DFN with exposed thermal pad (Pin 17), rated for 0°C to 70°C operation. Exposed pad must be soldered to PCB ground plane for thermal and electrical performance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GND (Pins 3, 6, 10, 16) | Ground reference | Four dedicated ground pins minimize ground bounce and improve PSRR in high-speed sampling. |
| VDD (Pin 2) | Analog supply | 2.5V ±62.5mV supply - powers core SAR circuitry; requires 10µF ceramic bypass to GND. |
| IN+, IN– (Pins 4, 5) | Differential analog inputs | Accept ±VREF fully differential signal; input capacitance = 45pF (sample mode), RON = 40Ω. |
| REF (Pin 7) | Reference voltage input | 2.5V–5.1V external reference; decoupled with 47µF X5R ceramic capacitor at pin. |
| REF/DGC (Pin 8) | Reference/DGC control | Ground to enable digital gain compression (0.1–0.9×VREF range); tie to REF to disable. |
| CNV (Pin 9) | Convert trigger | Rising-edge initiated conversion; powers up device and starts acquisition phase. |
| BUSY (Pin 11) | Conversion status indicator | Active-high open-drain output signaling ongoing conversion; synchronous with SCK timing. |
| RDL/SDI (Pin 12) | Serial bus control / data input | Function depends on CHAIN pin: bus enable (CHAIN = low) or SDI (CHAIN = high) for daisy chain. |
| SCK (Pin 13) | Serial clock input | Supports up to 100MHz SCK (10ns period); defines timing for SDO data output MSB-first. |
| SDO (Pin 14) | Serial data output | 2's complement 18-bit output; valid within 9.5ns of SCK↑ (CL = 20pF); tri-state controlled by RDL. |
| OVDD (Pin 15) | I/O supply | 1.71V–5.25V logic supply - sets voltage levels for all digital pins; bypass with 0.1µF capacitor. |
| CHAIN (Pin 1) | Daisy-chain mode select | High = enable daisy-chain mode (RDL/SDI becomes serial input); low = normal SPI mode. |
Key Features
| Feature | Design Value |
|---|---|
| Digital Gain Compression (DGC) | Eliminates need for negative supply in front-end amplifiers by shifting full-scale range to 0.1–0.9×VREF, enabling single +5.5V LT6350 operation. |
| No cycle latency | Delivers first valid conversion result immediately after CNV rising edge - essential for deterministic real-time control loops. |
| Internal conversion clock | Removes requirement for external timing circuitry; simplifies layout and improves jitter immunity vs. external clock sources. |
| Auto power-down | Reduces supply current to 0.9µA between conversions - scales linearly with sample rate for battery-powered applications. |
| Guaranteed 125°C operation (H-grade) | While LTC2376CDE-18#PBF is rated 0°C–70°C, same die supports extended temp - confirms robust process and design margin. |
Applications
| Medical Imaging Signal Chain | Portable High-Speed Data Logger |
|---|---|
Use Scenario: Digitizing low-noise, wide-dynamic-range sensor outputs (e.g., CT/PET detector preamps) with minimal added distortion. IC Role / Device Role / Timing Role: Primary 18-bit SAR ADC capturing analog signals at 250ksps with <4ps aperture jitter and 102dB SNR. Use Value: Enables >16-bit ENOB performance without oversampling or digital filtering, reducing post-processing load in embedded hosts. |
Use Scenario: Battery-powered field instruments acquiring vibration, temperature, or strain data over extended periods. IC Role / Device Role / Timing Role: Low-power, high-accuracy ADC with auto power-down and 3.4µW standby current at 250sps. Use Value: Extends operational life via sub-µA quiescent current between samples while maintaining full 18-bit resolution. |
| Industrial Process Control Loop | ATE Test Equipment Channel |
Use Scenario: Closed-loop feedback in PLC analog I/O modules requiring precise, deterministic sampling of 4–20mA transducer signals. IC Role / Device Role / Timing Role: Zero-latency SAR ADC synchronized to controller clock via CNV edge; supports daisy-chained multi-channel acquisition. Use Value: Eliminates pipeline delay-induced phase lag, improving PID loop stability and response time in real-time control. |
Use Scenario: Multi-channel parametric test head digitizing DUT outputs with high channel density and traceable accuracy. IC Role / Device Role / Timing Role: SPI-configurable ADC with daisy-chain support and guaranteed monotonicity for production test repeatability. Use Value: Reduces per-channel BOM cost and board area vs. pipeline ADCs while delivering 102dB SNR for 16+ bit test resolution. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-resolution SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADS8860IDRCT | 16-bit, 1MSPS, 2.5V supply, SPI interface; lower resolution but higher speed; no DGC feature. | Best suited for applications prioritizing throughput over dynamic range (e.g., motor control position sensing). | Select when >16-bit ENOB is not required and sampling rate >250ksps is critical. |
| AD7606C-18BSTZ | 18-bit, 1MSPS, simultaneous sampling, ±10V input range, parallel/SPI interface; higher power (54mW), larger LQFP package. | Targeted at multi-channel synchronized acquisition (e.g., power quality analyzers) where channel count >1 and isolation are key. | Choose when simultaneous sampling across ≥2 channels and industrial ±10V signal compatibility are mandatory. |
Compared with ADS8860IDRCT and AD7606C-18BSTZ, the LTC2376CDE-18#PBF uniquely balances ultra-low power (3.4mW), 102dB SNR, and digital gain compression in a compact DFN - making it optimal for space-constrained, battery-aware, or single-supply front-end designs where 18-bit integrity and deterministic latency are non-negotiable.
Availability
LTC2376CDE-18#PBF is available at Aetrix Electronics and suitable for medical imaging signal chains, portable high-speed data loggers, and industrial process control systems requiring stable component supply, long-term manufacturability, and guaranteed 0°C to 70°C performance.
Supply support for LTC2376CDE-18#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices (acquired Linear Technology in 2017) is a global leader in high-performance analog, mixed-signal, and DSP technologies, serving precision instrumentation, industrial, automotive, and communications markets.
The LTC2376-18 family was designed for high-fidelity, low-power data acquisition in space- and energy-constrained systems - emphasizing noise floor, linearity, and ease of analog front-end integration via features like DGC and internal clocking.
FAQ
What is the operating temperature range for the LTC2376CDE-18#PBF?
The LTC2376CDE-18#PBF is specified for 0°C to 70°C ambient operation. This commercial-grade variant uses the same silicon die as industrial (–40°C to 85°C) and high-temp (–40°C to 125°C) versions, ensuring consistent electrical performance across grades. Thermal derating is not required within this range, and the DFN package's exposed pad must be soldered to PCB ground for optimal thermal resistance.
Does the LTC2376CDE-18#PBF require an external clock source?
No, the LTC2376CDE-18#PBF integrates an internal oscillator that sets conversion timing - eliminating need for external clock generation or distribution. The internal clock enables fixed 4µs conversion cycle time (250ksps) with no setup/hold dependencies. External SCK is only required for SPI data transfer; its frequency (up to 100MHz) does not affect conversion timing.
How does Digital Gain Compression (DGC) work in the LTC2376CDE-18#PBF?
When the REF/DGC pin is grounded, the LTC2376CDE-18#PBF enables DGC, digitally remapping the full-scale input range from ±VREF to 0.1×VREF to 0.9×VREF. For VREF = 5V, this yields a 0.5V to 4.5V differential input span - allowing single-supply amplifiers (e.g., LT6350 on +5.5V) to drive the ADC without negative rails while preserving full 18-bit resolution and 102dB SNR.
What package type and pin count does the LTC2376CDE-18#PBF use?
The LTC2376CDE-18#PBF uses a 16-lead plastic DFN package measuring 4mm × 3mm with an exposed thermal pad (Pin 17). It shares pinout compatibility with the MSOP variant but offers lower thermal resistance and smaller footprint - critical for compact, thermally sensitive PCB layouts. All 16 signal/power pins match the functional pin definitions in the datasheet.
Can the LTC2376CDE-18#PBF interface with 1.8V logic systems?
Yes, the LTC2376CDE-18#PBF supports 1.8V to 5V I/O logic levels via its independent OVDD supply pin (Pin 15). When OVDD = 1.8V, all digital pins (SCK, SDO, RDL/SDI, BUSY, CHAIN, CNV) operate at 1.8V-compatible voltage thresholds (VIH = 0.8×OVDD, VIL = 0.2×OVDD), enabling direct connection to low-voltage FPGAs or microcontrollers without level shifters.
LTC2376CDE-18#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-WFDFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Number of Bits:
- 18
- Sampling Rate (Per Second):
- 250k
- Number of Inputs:
- 1
- Input Type:
- Differential
- Data Interface:
- SPI
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External
- Voltage - Supply, Analog:
- 2.375V ~ 2.625V
- Voltage - Supply, Digital:
- 2.375V ~ 2.625V
- Features:
- -
- Operating Temperature:
- 0°C ~ 70°C
- Supplier Device Package:
- 16-DFN (4x3)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
LTC2376CDE-18#PBF FAQ
1.How can I place an order for LTC2376CDE-18#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC2376CDE-18#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC2376CDE-18#PBF reliable?
The price and inventory of LTC2376CDE-18#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2376CDE-18#PBF is usually 5 days.
3.What payment methods are accepted for LTC2376CDE-18#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2376CDE-18#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC2376CDE-18#PBF?
LTC2376CDE-18#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC2376CDE-18#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC2376CDE-18#PBF?
For technical support, including LTC2376CDE-18#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2376CDE-18#PBF requirements.
6.How does Aetrix verify that LTC2376CDE-18#PBF is sourced from the original manufacturer or authorized distributors?
All LTC2376CDE-18#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2376CDE-18#PBF meets industry standards.
7.What is the process for return or replacement of LTC2376CDE-18#PBF?
All LTC2376CDE-18#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2376CDE-18#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC2376CDE-18#PBF part is unused and in its original packaging.
Return procedure for LTC2376CDE-18#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC2376CDE-18#PBF Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

