Analog Devices Inc. LTC2376CDE-20#PBF
- Part No.:
- LTC2376CDE-20#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 16-WFDFN Exposed Pad
- Datasheet:
-
LTC2376CDE-20#PBF.pdf
- Description:
- IC ADC 20BIT SAR 16DFN
- Quantity:
- Payment:

- Shipping:

Inventory:1,681
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2376CDE-20#PBF from Analog Devices (formerly Linear Technology) is a 20-bit, 250ksps successive approximation register (SAR) analog-to-digital converter with ±0.5ppm typical integral nonlinearity, 104dB SNR at 2kHz, and digital gain compression (DGC) for single-supply amplifier interfacing. It operates from a 2.5V analog supply and supports ±VREF fully differential input ranges with VREF from 2.5V to 5.1V, targeting high-precision data acquisition in medical imaging and portable instrumentation.
For engineers reviewing the LTC2376CDE-20#PBF datasheet, LTC2376CDE-20#PBF pinout, LTC2376CDE-20#PBF application, or LTC2376CDE-20#PBF equivalent, key selection criteria include guaranteed 20-bit no-missing-codes performance, daisy-chain SPI interface compatibility across 1.8V–5V logic, internal conversion clock, and DGC-enabled 0.5V–4.5V input range with 5V reference.
Technical Context
The LTC2376CDE-20#PBF implements a charge-redistribution SAR architecture with a 20-bit CDAC and differential comparator, achieving no pipeline delay and zero cycle latency. Its conversion timing is governed by an internal oscillator, eliminating external clock dependency while maintaining precise 4µs conversion cycle time at 250ksps.
Digital gain compression (DGC) is implemented via on-chip digital scaling that remaps zero-scale from 0V to 0.1·VREF and full-scale from VREF to 0.9·VREF, enabling rail-to-rail input swing compatibility with single 5.5V-powered op-amps without negative supply rails.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 20-bit - delivers 1 ppm LSB size (9.5 µV at 5V reference), sufficient for sub-0.001% measurement accuracy. |
| Sampling Rate | 250 ksps - enables real-time capture of signals up to 125 kHz Nyquist bandwidth with no latency. |
| INL (max) | ±2 ppm - ensures monotonicity and ≤1 LSB error across full scale, critical for closed-loop control fidelity. |
| SNR (typ) | 104 dB at fIN = 2 kHz - supports >16.5 effective number of bits (ENOB) in narrowband applications. |
| Power (250ksps) | 5.3 mW - achieves 21.2 µW per sample, enabling battery-operated 20-bit acquisition with thermal headroom. |
| Reference Range | 2.5 V to 5.1 V - allows flexible dynamic range trade-off: higher VREF improves SNR, lower VREF reduces power and noise floor. |
| DGC Support | Enabled via REF/DGC pin tied to GND - shifts input range to 0.1·VREF–0.9·VREF, eliminating need for dual-supply driver amplifiers. |
Pinout & Package
Package: 16-lead (4 mm × 3 mm) plastic DFN with exposed pad (Pin 17 = GND), rated for 0°C to 70°C operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CHAIN (1) | Mode selector | Low = normal SPI mode (RDL/SDI = bus enable); high = daisy-chain mode (RDL/SDI = serial data input). |
| VDD (2) | Analog supply | 2.5 V ±62.5 mV supply; requires 10 µF ceramic bypass to GND for low-noise conversion stability. |
| IN+, IN– (4,5) | Differential analog inputs | Accept ±VREF input range; modeled as 45 pF switched capacitor + 40 Ω RON; require matched drive impedance for CMRR preservation. |
| REF (7) | Reference voltage input | 2.5 V–5.1 V external reference; must be decoupled with 47 µF X7R ceramic capacitor at pin. |
| REF/DGC (8) | Function control | Tied to REF = standard ±VREF range; tied to GND = DGC active (0.1–0.9·VREF input span). |
| CNV (9) | Conversion trigger | Rising edge initiates acquisition and conversion; powers up device from auto-power-down state. |
| BUSY (11) | Status indicator | High during conversion; low when result ready on SDO - enables synchronous readout without polling. |
| RDL/SDI (12) | Configurable I/O | Function depends on CHAIN state; in chain mode, accepts MSB-first serial data from upstream ADC. |
| SCK (13) | Serial clock | Accepts 1.8 V–5 V logic; supports up to 100 MHz clock rate; rising edge clocks out SDO data. |
| SDO (14) | Serial data output | 2's complement 20-bit result; MSB-first; tri-state controlled by RDL/SDI in normal mode. |
| OVDD (15) | I/O supply | 1.71 V–5.25 V digital interface supply; sets logic thresholds for all digital pins except CNV/BUSY timing. |
| GND (3,6,10,16) | Analog/digital ground | Four dedicated ground pins minimize ground bounce; exposed pad (Pin 17) must be soldered to PCB ground plane. |
Key Features
| Feature | Design Value |
|---|---|
| No missing codes at 20 bits | Guaranteed monotonic transfer function across full temperature range - eliminates data gaps in precision control loops. |
| Internal conversion clock | Eliminates external timing circuitry and jitter sources - simplifies layout and improves deterministic latency. |
| Digital gain compression (DGC) | Enables single 5.5 V supply for driving amplifiers while preserving full 20-bit resolution - reduces BOM count and board space. |
| Auto power-down between conversions | Reduces average power to 5.3 µW at 250 sps - extends battery life in intermittent-sampling applications. |
| SPI-compatible daisy-chain mode | Supports multi-ADC synchronization with single SCK/SDO bus - cuts interconnect count and routing complexity in channel-dense systems. |
Applications
| Medical Imaging Signal Chain | Portable High-Resolution DAQ |
|---|---|
Use Scenario: Digitizing low-amplitude, low-frequency bio-signals (e.g., EEG, ECG) in handheld diagnostic devices with strict power budgets. IC Role / Device Role / Timing Role: Primary 20-bit SAR ADC capturing differential sensor outputs with minimal noise injection and zero latency. Use Value: 104 dB SNR and ±0.5 ppm INL ensure detection of microvolt-level neural activity without post-processing correction. | Use Scenario: Battery-powered field instruments acquiring vibration, strain, or temperature data at 250 ksps for FFT-based spectral analysis. IC Role / Device Role / Timing Role: High-speed, high-fidelity sampling front-end with internal clock and auto power-down for duty-cycled operation. Use Value: 5.3 mW power at full rate and 5.3 µW in sleep mode enables >100-hour runtime on a single Li-ion cell. |
| Industrial Process Monitoring | ATE Precision Reference Channel |
Use Scenario: Continuous monitoring of analog process variables (pressure, flow, pH) in PLC I/O modules requiring long-term calibration stability. IC Role / Device Role / Timing Role: High-accuracy ADC with guaranteed 20-bit no-missing-codes and ±2 ppm INL max over 0°C–70°C. Use Value: <0.0002% linearity error eliminates periodic recalibration in factory-floor environments. | Use Scenario: Reference-grade digitization channel in automated test equipment verifying DAC linearity and THD performance. IC Role / Device Role / Timing Role: Metrology-grade ADC providing traceable 20-bit measurements with –125 dB THD and 115 dB SFDR. Use Value: 104 dB SNR and –125 dB THD meet Class A ATE specifications for 16+ bit DUT validation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-resolution SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADS1287IRHBT | 24-bit delta-sigma ADC; 4 ksps max; 124 dB SNR; external reference required; no DGC. | Better resolution but 16× slower sampling; suited for static/low-bandwidth metrology, not real-time 250 ksps capture. | Select when ultra-high resolution > speed; avoid when latency or throughput is critical. |
| AD7960BCPZ-RL7 | 18-bit SAR ADC; 5 Msps; 91 dB SNR; 1.8 V/5 V dual supply; no DGC; 32-lead LFCSP. | Higher speed but 2-bit lower resolution and 13 dB lower SNR; requires dual supplies for full performance. | Select for >1 Msps applications where 18-bit ENOB suffices; avoid when 20-bit fidelity and single-supply simplicity are mandatory. |
Compared with ADS1287IRHBT and AD7960BCPZ-RL7, the LTC2376CDE-20#PBF uniquely balances 20-bit resolution, 250 ksps throughput, and DGC-enabled single-supply operation-making it optimal for portable, battery-constrained, high-fidelity acquisition where both speed and precision are non-negotiable.
Availability
LTC2376CDE-20#PBF is available at Aetrix Electronics and suitable for medical imaging signal chains, portable high-resolution data acquisition, and industrial process monitoring requiring stable component supply and guaranteed 20-bit no-missing-codes performance.
Supply support for LTC2376CDE-20#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and healthcare markets.
The LTC2376-20 product line was designed for high-precision, low-power, high-speed data acquisition systems demanding 20-bit accuracy without pipeline latency-targeting applications where resolution, speed, and power efficiency intersect.
FAQ
What is the maximum sampling rate of the LTC2376CDE-20#PBF?
The LTC2376CDE-20#PBF achieves a maximum sampling rate of 250 ksps with no cycle latency. This is enabled by its internal conversion clock and optimized SAR architecture, allowing deterministic timing without external clock synchronization. At this rate, the device consumes 5.3 mW and maintains 104 dB SNR and ±2 ppm INL maximum. The LTC2376CDE-20#PBF supports lower rates down to 250 sps, where power drops to 5.3 µW via automatic power-down.
Does the LTC2376CDE-20#PBF require an external reference voltage?
Yes, the LTC2376CDE-20#PBF requires an external reference voltage applied to the REF pin, which must be in the range of 2.5 V to 5.1 V. The reference directly defines the full-scale differential input range (±VREF). The device does not include an internal reference; however, it features digital gain compression (DGC) that modifies how the reference maps to input range when REF/DGC is grounded. The LTC2376CDE-20#PBF draws up to 0.3 mA reference current, which scales with sampling rate.
How does digital gain compression (DGC) work on the LTC2376CDE-20#PBF?
Digital gain compression (DGC) on the LTC2376CDE-20#PBF is activated by tying the REF/DGC pin to GND. This causes the ADC to digitally remap zero-scale from 0 V to 0.1·VREF and full-scale from VREF to 0.9·VREF, resulting in an effective input range of 0.1·VREF to 0.9·VREF. With a 5 V reference, this yields a 0.5 V–4.5 V span, enabling use of single-supply op-amps (e.g., powered from 5.5 V) without negative rails. The LTC2376CDE-20#PBF preserves full 20-bit resolution and linearity under DGC mode.
What package type and temperature grade does the LTC2376CDE-20#PBF use?
The LTC2376CDE-20#PBF uses a 16-lead (4 mm × 3 mm) plastic DFN package with an exposed thermal pad (Pin 17 = GND), requiring soldering to the PCB ground plane for thermal and electrical performance. It is specified for commercial temperature operation from 0°C to 70°C. This contrasts with the MSOP variants (e.g., LTC2376CMS-20#PBF) and industrial-grade DFN versions (e.g., LTC2376IDE-20#PBF), which operate from –40°C to 85°C.
Is the LTC2376CDE-20#PBF compatible with standard SPI interfaces?
Yes, the LTC2376CDE-20#PBF features a SPI-compatible serial interface supporting 1.8 V, 2.5 V, 3.3 V, and 5 V logic levels via the OVDD supply. It operates in standard SPI mode (with RDL/SDI as bus-enable) or daisy-chain mode (with RDL/SDI as serial data input when CHAIN = high). Data is output MSB-first on SDO, synchronized to SCK rising edges. The LTC2376CDE-20#PBF does not require CS/SS signaling - BUSY and CNV provide timing control instead.
LTC2376CDE-20#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-WFDFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Number of Bits:
- 20
- Sampling Rate (Per Second):
- 250k
- Number of Inputs:
- 1
- Input Type:
- Differential
- Data Interface:
- SPI
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External
- Voltage - Supply, Analog:
- 2.375V ~ 2.625V
- Voltage - Supply, Digital:
- 2.375V ~ 2.625V
- Features:
- -
- Operating Temperature:
- 0°C ~ 70°C
- Supplier Device Package:
- 16-DFN (4x3)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
LTC2376CDE-20#PBF FAQ
1.How can I place an order for LTC2376CDE-20#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC2376CDE-20#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC2376CDE-20#PBF reliable?
The price and inventory of LTC2376CDE-20#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2376CDE-20#PBF is usually 5 days.
3.What payment methods are accepted for LTC2376CDE-20#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2376CDE-20#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC2376CDE-20#PBF?
LTC2376CDE-20#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC2376CDE-20#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC2376CDE-20#PBF?
For technical support, including LTC2376CDE-20#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2376CDE-20#PBF requirements.
6.How does Aetrix verify that LTC2376CDE-20#PBF is sourced from the original manufacturer or authorized distributors?
All LTC2376CDE-20#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2376CDE-20#PBF meets industry standards.
7.What is the process for return or replacement of LTC2376CDE-20#PBF?
All LTC2376CDE-20#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2376CDE-20#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC2376CDE-20#PBF part is unused and in its original packaging.
Return procedure for LTC2376CDE-20#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC2376CDE-20#PBF Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
