My Inquiry
My Account
Analog Devices Inc. LTC2376CMS-18#PBF
- Part No.:
- LTC2376CMS-18#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 16-TFSOP (0.118", 3.00mm Width)
- Datasheet:
-
LTC2376CMS-18#PBF.pdf
- Description:
- IC ADC 18BIT SAR 16MSOP
- Quantity:
- Payment:
- Shipping:
Inventory:2,470
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2376CMS-18#PBF from Analog Devices (formerly Linear Technology) is an 18-bit, 250ksps successive approximation register (SAR) analog-to-digital converter with ±1.75LSB INL max, 102dB SNR at 2kHz, and fully differential ±VREF input range (2.5V to 5.1V reference). It operates from a single 2.5V analog supply and supports 1.8V–5V I/O logic, making it suitable for high-precision, low-power data acquisition in portable instrumentation and industrial control systems.
For engineers reviewing the LTC2376CMS-18#PBF datasheet, LTC2376CMS-18#PBF pinout, LTC2376CMS-18#PBF application, or LTC2376CMS-18#PBF equivalent, key selection criteria include guaranteed 18-bit no-missing-codes performance, digital gain compression (DGC) for single-supply amplifier interfacing, internal conversion clock, daisy-chain SPI interface, and operation up to 125°C in MSOP package.
Technical Context
The LTC2376CMS-18#PBF implements a charge redistribution capacitor DAC (CDAC) architecture with differential comparator and 18-bit successive approximation logic. Conversion is initiated by a rising edge on CNV, with no pipeline delay and fixed 1.9–3µs conversion time set by an internal oscillator.
It features dual power domains: 2.5V VDD for analog core and programmable OVDD (1.71V–5.25V) for digital I/O. The REF/DGC pin selects between full ±VREF input range (DGC disabled) or compressed 0.1×VREF to 0.9×VREF range (DGC enabled), enabling rail-to-rail amplifier drive from a single 5.5V supply.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 18-bit - delivers 262,144 distinct output codes with guaranteed no missing codes across temperature. |
| Sampling Rate | 250ksps - supports real-time capture of signals up to ~125kHz Nyquist bandwidth with zero cycle latency. |
| SNR | 102dB (typ, fIN = 2kHz, VREF = 5V) - enables >16.5 effective number of bits (ENOB) in precision measurement. |
| INL | ±1.75LSB (max) - ensures monotonicity and accurate end-point linearity for calibration-critical applications. |
| Power Consumption | 3.4mW at 250ksps - ultra-low power enables battery operation without thermal derating in compact enclosures. |
| Digital Gain Compression | Enabled via REF/DGC = GND - maps input range to 10–90% of ±VREF, eliminating need for negative supply in front-end amplifiers. |
| Operating Temperature | 0°C to 70°C - specified and tested for commercial-grade reliability in instrumentation and ATE environments. |
Pinout & Package
Package: 16-lead plastic MSOP (MS package), 3mm × 4.9mm footprint, exposed pad not present (unlike DFN variant).
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| 1 (CHAIN) | Chain mode selector | Low = normal SPI mode (RDL/SDI = bus enable); high = daisy-chain mode (RDL/SDI = serial data input). |
| 2 (VDD) | Analog supply | 2.5V ±62.5mV supply for ADC core; requires 10µF ceramic bypass to GND. |
| 4,5 (IN+, IN–) | Differential analog inputs | Accept ±VREF fully differential signal; input capacitance 45pF in sample mode; common-mode range = VREF/2 ±0.1V. |
| 7 (REF) | Reference voltage input | 2.5V–5.1V external reference; decoupled with 47µF X5R ceramic capacitor (0805 size). |
| 8 (REF/DGC) | Reference/DGC control | Tied to REF → DGC disabled; tied to GND → DGC enabled (0.1–0.9×VREF input mapping). |
| 9 (CNV) | Convert trigger | Rising-edge–initiated conversion; powers up ADC and starts acquisition phase. |
| 11 (BUSY) | Conversion status indicator | High during conversion; returns low when 18-bit result is ready for readout. |
| 12 (RDL/SDI) | Serial interface control/data | Function depends on CHAIN state; in chain mode, accepts daisy-chained data from upstream ADC. |
| 13 (SCK) | Serial clock input | Accepts up to 100MHz SCK (10ns min period); controls timing of SDO data output (MSB first, 2's complement). |
| 14 (SDO) | Serial data output | 3-state output; drives conversion result or daisy-chain data; logic levels referenced to OVDD. |
| 15 (OVDD) | Digital I/O supply | 1.71V–5.25V flexible supply for SPI interface; bypass with 0.1µF ceramic capacitor. |
Key Features
| Feature | Design Value |
|---|---|
| No missing codes at 18 bits | Guaranteed over full temperature range - eliminates data gaps in critical logging or safety-critical sampling. |
| Internal conversion clock | Eliminates external timing circuitry and jitter sources - simplifies PCB layout and improves deterministic latency. |
| Digital gain compression (DGC) | Enables single-supply (e.g., +5.5V) amplifier drive while preserving full 18-bit resolution - reduces BOM count and power. |
| SPI-compatible daisy-chain mode | Supports multi-ADC synchronization with shared SCK and BUSY, reducing controller GPIO and routing complexity. |
| Auto power-down between conversions | Reduces idle power to 3.4µW at 250sps - extends battery life in intermittent-sampling applications. |
Applications
| Medical Imaging Signal Chain | Portable High-Speed Data Logger |
|---|---|
|
Use Scenario: Digitizing low-noise, wide-dynamic-range sensor outputs (e.g., CT/PET detector preamps) requiring >16 ENOB and minimal thermal drift. IC Role / Device Role / Timing Role: Primary SAR ADC capturing 250ksps differential analog signals with 102dB SNR and ±1.75LSB INL for calibrated image reconstruction. Use Value: DGC mode allows single-supply LT6350 driver operation, reducing system power and eliminating negative rail generation. |
Use Scenario: Battery-powered field instrument acquiring vibration, acoustic, or environmental sensor data with high fidelity over extended runtime. IC Role / Device Role / Timing Role: Low-power 18-bit ADC performing burst-mode sampling at 250ksps, then auto-entering 3.4µW shutdown between captures. Use Value: 3.4mW active power and 3.4µW standby enable >100-hour operation on a single Li-ion cell in duty-cycled deployments. |
| Industrial Process Control ADC Module | Automated Test Equipment (ATE) Channel |
|
Use Scenario: High-accuracy analog input module in PLC or distributed I/O system measuring ±10V transducer outputs across –40°C to 70°C ambient. IC Role / Device Role / Timing Role: Precision SAR ADC with guaranteed 0°C–70°C operation, 18-bit linearity, and robust ESD-protected differential inputs. Use Value: Fully differential architecture and 86dB CMRR suppress common-mode noise from motor drives and long cable runs. |
Use Scenario: Multi-channel ATE digitizer card requiring synchronized sampling, deterministic latency, and traceable metrology-grade accuracy. IC Role / Device Role / Timing Role: Zero-latency SAR ADC with rising-edge CNV trigger and BUSY flag for precise inter-channel timing alignment. Use Value: Daisy-chain SPI mode enables 8+ channels sharing one SCK/BUSY bus - cuts FPGA resource usage and routing congestion. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-resolution SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7986BCPZ-RL7 | 18-bit, 1MSPS, 11.5mW; uses external clock; no DGC; LFCSP-20 package | Higher speed but higher power; requires external clock and negative supply for bipolar input buffering | Select when throughput >250ksps is mandatory and system can accommodate higher power and external timing. |
| LTC2377IMS-18#PBF | Same pinout/package; 250ksps, 103dB SNR, 3.2mW; improved THD (–128dB); same DGC and SPI features | Drop-in upgrade with marginally better dynamic performance and lower power | Select for new designs where enhanced SNR/THD and reduced power justify minor cost increase. |
Compared with AD7986BCPZ-RL7, LTC2376CMS-18#PBF offers lower power and integrated clocking at the cost of speed; compared with LTC2377IMS-18#PBF, it trades 1dB SNR and 0.2mW for established qualification and broader distributor stock.
Availability
LTC2376CMS-18#PBF is available at Aetrix Electronics and suitable for medical imaging signal chains, portable high-speed data loggers, and industrial process control systems requiring stable component supply, long-term manufacturability, and commercial-temperature-grade precision.
Supply support for LTC2376CMS-18#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and healthcare markets.
The LTC2376-18 belongs to ADI's precision SAR ADC product line, designed specifically for applications demanding 18-bit accuracy, low power, and simplified analog front-end integration - especially where DGC eliminates negative supplies and internal clocking eases timing design.
FAQ
What is the maximum sampling rate of the LTC2376CMS-18#PBF?
The LTC2376CMS-18#PBF achieves a maximum sampling rate of 250ksps with no pipeline delay or cycle latency. This is enforced by its internal oscillator and fixed 1.9–3µs conversion time. At this rate, the device consumes 3.4mW and maintains 102dB SNR and ±1.75LSB INL, making it ideal for high-fidelity, real-time acquisition without timing overhead.
Does the LTC2376CMS-18#PBF require an external clock source?
No, the LTC2376CMS-18#PBF integrates an internal conversion clock, eliminating the need for an external timing source. The SCK pin is used solely for SPI communication timing - not for ADC conversion - and supports up to 100MHz for fast data readout. This simplifies system design and removes clock jitter as a source of SNR degradation in the LTC2376CMS-18#PBF.
How does Digital Gain Compression (DGC) work in the LTC2376CMS-18#PBF?
In the LTC2376CMS-18#PBF, DGC is enabled by grounding the REF/DGC pin. This remaps the full-scale input range from ±VREF to 0.1×VREF to 0.9×VREF (e.g., 0.5V–4.5V for VREF = 5V), preserving all 18 bits of resolution. It allows driving amplifiers like the LT6350 to operate from a single positive supply, removing the need for a negative rail while maintaining headroom and distortion performance in the LTC2376CMS-18#PBF.
What package type is used for the LTC2376CMS-18#PBF?
The LTC2376CMS-18#PBF uses a 16-lead plastic MSOP package (3mm × 4.9mm), rated for 0°C to 70°C operation. Unlike the DFN variant (e.g., LTC2376CDE-18#PBF), the MSOP version has no exposed thermal pad. Its pinout is identical to other MSOP variants in the LTC2376-18 family, ensuring board-level compatibility across temperature grades.
Can the LTC2376CMS-18#PBF be used in daisy-chain configuration?
Yes, the LTC2376CMS-18#PBF supports daisy-chain SPI mode via the CHAIN pin. When CHAIN is high, the RDL/SDI pin becomes a serial data input, allowing multiple LTC2376CMS-18#PBF devices to share one SCK and BUSY line. Each device shifts its 18-bit result into the next, enabling synchronized multi-channel acquisition with minimal controller interface resources in systems using the LTC2376CMS-18#PBF.
LTC2376CMS-18#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-TFSOP (0.118", 3.00mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Number of Bits:
- 18
- Sampling Rate (Per Second):
- 250k
- Number of Inputs:
- 1
- Input Type:
- Differential
- Data Interface:
- SPI
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External
- Voltage - Supply, Analog:
- 2.375V ~ 2.625V
- Voltage - Supply, Digital:
- 2.375V ~ 2.625V
- Features:
- -
- Operating Temperature:
- 0°C ~ 70°C
- Supplier Device Package:
- 16-MSOP
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
LTC2376CMS-18#PBF FAQ
1.How can I place an order for LTC2376CMS-18#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC2376CMS-18#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC2376CMS-18#PBF reliable?
The price and inventory of LTC2376CMS-18#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2376CMS-18#PBF is usually 5 days.
3.What payment methods are accepted for LTC2376CMS-18#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2376CMS-18#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC2376CMS-18#PBF?
LTC2376CMS-18#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC2376CMS-18#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC2376CMS-18#PBF?
For technical support, including LTC2376CMS-18#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2376CMS-18#PBF requirements.
6.How does Aetrix verify that LTC2376CMS-18#PBF is sourced from the original manufacturer or authorized distributors?
All LTC2376CMS-18#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2376CMS-18#PBF meets industry standards.
7.What is the process for return or replacement of LTC2376CMS-18#PBF?
All LTC2376CMS-18#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2376CMS-18#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC2376CMS-18#PBF part is unused and in its original packaging.
Return procedure for LTC2376CMS-18#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC2376CMS-18#PBF Tags
-
ADC081C021CIMKX/NOPB
Texas Instruments
-
MCP3021A5T-E/OT
Microchip Technology
-
TLA2024IRUGR
Texas Instruments
-
MCP3221A5T-E/OT
Microchip Technology
-
MCP3221A5T-I/OT
Microchip Technology
-
MCP3221A4T-E/OT
Microchip Technology
-
MCP3221A6T-E/OT
Microchip Technology
-
MCP3221A0T-E/OT
Microchip Technology
-
MCP3221A1T-E/OT
Microchip Technology
-
ADC121S021CIMFX/NOPB
Texas Instruments
-
MCP3001-I/MS
Microchip Technology
-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
