Analog Devices Inc. LTC2376CMS-20#PBF
- Part No.:
- LTC2376CMS-20#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 16-TFSOP (0.118", 3.00mm Width)
- Datasheet:
-
LTC2376CMS-20#PBF.pdf
- Description:
- IC ADC 20BIT SAR 16MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:143
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2376CMS-20#PBF from Analog Devices (formerly Linear Technology) is a 20-bit, 250ksps successive approximation register (SAR) analog-to-digital converter with ±0.5ppm typical INL, 104dB SNR at 2kHz, and digital gain compression (DGC) for single-supply amplifier interfacing. It operates from a 2.5V VDD supply, supports ±VREF fully differential input (VREF = 2.5V to 5.1V), and consumes only 5.3mW at full throughput - enabling high-precision data acquisition in medical imaging and portable instrumentation.
For engineers reviewing the LTC2376CMS-20#PBF datasheet, LTC2376CMS-20#PBF pinout, LTC2376CMS-20#PBF application, or LTC2376CMS-20#PBF equivalent, key selection considerations include guaranteed 20-bit no-missing-codes performance, daisy-chain SPI interface compatibility across 1.8V–5V logic, internal conversion clock, and DGC-enabled 0.5V–4.5V input range with 5V reference.
Technical Context
The LTC2376CMS-20#PBF implements a charge-redistribution SAR architecture with a 20-bit CDAC and differential comparator, achieving no pipeline delay and zero cycle latency. Its internal oscillator eliminates external timing dependencies, while auto power-down between conversions scales quiescent current from 2.5mA at 250ksps to 90µA in idle state.
Digital gain compression (DGC) is implemented via on-chip digital scaling: when REF/DGC is grounded, zero-scale maps to 0.1·VREF and full-scale to 0.9·VREF, preserving 20-bit resolution while allowing single-rail amplifier biasing. The ADC accepts fully differential inputs with ±VREF range, 34MHz –3dB input bandwidth, and 4ps aperture jitter - supporting high-fidelity sampling of baseband and IF signals.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 20-bit - delivers 1 ppm LSB step size (9.5 µV at 5V reference), enabling sub-µV-level voltage measurement precision. |
| Sampling Rate | 250 ksps - supports real-time capture of signals up to 125 kHz Nyquist bandwidth without undersampling. |
| INL (max) | ±2 ppm - ensures monotonicity and <0.1 LSB linearity error over full temperature range, critical for calibration-sensitive systems. |
| SNR (typ) | 104 dB at fIN = 2 kHz - corresponds to ~16.3 effective bits, confirming low-noise front-end design and clean internal reference path. |
| Power (250ksps) | 5.3 mW - enables battery-powered operation with thermal dissipation compatible with MSOP-16 package (θJA = 110°C/W). |
| Digital Interface | SPI-compatible serial I/O with daisy-chain mode - allows multi-ADC synchronization using single SCK/SDO bus, reducing PCB routing complexity. |
| Reference Range | 2.5 V to 5.1 V - permits flexible system-level scaling: e.g., 5V ref yields ±5V input range; 2.5V ref enables ±2.5V with lower power and noise floor. |
Pinout & Package
Package: 16-lead plastic MSOP (3mm × 4.9mm), exposed pad not present - suitable for space-constrained industrial and portable designs with standard reflow profiles.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CHAIN (1) | Mode control input | Selects normal mode (RDL/SDI = bus enable) or daisy-chain mode (RDL/SDI = serial data input); referenced to OVDD. |
| VDD (2) | Analog supply | 2.5V ±62.5mV supply for core ADC circuitry; requires 10µF ceramic bypass to GND for noise suppression. |
| GND (3,6,10,16) | Ground reference | Four dedicated ground pins minimize ground bounce and ensure stable reference for analog and digital sections. |
| IN+, IN– (4,5) | Differential analog inputs | Accept ±VREF fully differential signal; input capacitance = 45pF (sample mode), common-mode range = VREF/2 ±0.1V. |
| REF (7) | Reference voltage input | 2.5V–5.1V external reference source; requires 47µF X7R ceramic decoupling (1210 size, 10V rating) directly at pin. |
| REF/DGC (8) | Reference mode selector | GND enables DGC (0.1–0.9·VREF input range); tied to REF disables DGC (±VREF range); determines ADC transfer function mapping. |
| CNV (9) | Convert trigger | Rising-edge–sensitive control input; initiates acquisition and conversion sequence; referenced to OVDD. |
| BUSY (11) | Status output | Active-high open-drain indicator signaling conversion in progress; transitions low when 20-bit result is ready for readout. |
| RDL/SDI (12) | Serial interface control/data | In normal mode: bus enable for SDO tri-state; in chain mode: serial data input for daisy-chained ADCs. |
| SCK (13) | Serial clock input | Drives SPI timing; supports up to 100 MHz (10 ns period); rising edge clocks out MSB-first 2's complement data on SDO. |
| SDO (14) | Serial data output | 20-bit 2's complement result shifted MSB first; output drive strength supports 500µA sink/source into 20pF load. |
| OVDD (15) | I/O supply | 1.71V–5.25V digital interface supply; sets logic thresholds (VIH = 0.8·OVDD, VIL = 0.2·OVDD) and powers SDO/SCK/RDL/SDI/BUSY. |
Key Features
| Feature | Design Value |
|---|---|
| Digital Gain Compression (DGC) | Eliminates need for negative supply on driving amplifier by digitally remapping full-scale range to 10–90% of VREF, enabling single 5.5V rail operation without resolution loss. |
| No Missing Codes Guaranteed | Ensures monotonic 20-bit transfer function across full operating temperature range (0°C to 70°C for CMS grade), removing risk of code ambiguities in closed-loop control. |
| Internal Conversion Clock | Removes requirement for external master clock or timing controller - simplifies system design and improves jitter immunity in noisy environments. |
| Auto Power-Down Between Conversions | Reduces average power from 5.3mW (250ksps) to 5.3µW (250sps), extending battery life in intermittent-sampling applications like portable diagnostics. |
| 1.8V–5V Logic Compatibility | Allows direct interfacing with mixed-voltage microcontrollers (e.g., 1.8V FPGA, 3.3V MCU, 5V legacy host) without level-shifting components. |
Applications
| Medical Imaging Signal Chain | High-Speed Industrial DAQ |
|---|---|
Use Scenario: Digitizing low-amplitude, low-noise analog outputs from ultrasound transducer front-ends or MRI gradient coil sensors. IC Role / Device Role / Timing Role: Primary 20-bit SAR ADC capturing baseband echo signals with 104dB SNR and <2ppm INL to preserve image contrast and spatial resolution. Use Value: Enables detection of sub-millimeter tissue structures via high dynamic range digitization without post-acquisition correction. | Use Scenario: Real-time monitoring of motor phase currents, vibration spectra, and thermal sensor arrays in predictive maintenance systems. IC Role / Device Role / Timing Role: High-throughput, low-latency ADC synchronizing with PWM gate drivers and isolation amplifiers in servo control loops. Use Value: Supports 250ksps sampling of 100kHz harmonics with no pipeline delay, ensuring accurate fault signature extraction for AI-based anomaly detection. |
| Portable Precision Instrumentation | Automated Test Equipment (ATE) |
Use Scenario: Battery-powered handheld multimeters or portable spectrum analyzers requiring metrology-grade DC accuracy and AC performance. IC Role / Device Role / Timing Role: Core ADC delivering 20-bit resolution with ±0.5ppm INL and 104dB SNR while operating from single Li-ion cell (3.0–4.2V) via LDO. Use Value: Achieves 6.5-digit DC voltage measurement capability with <10ppm total error budget, eliminating need for external calibration hardware. | Use Scenario: Channelized digitizer modules in semiconductor ATE platforms performing parametric testing of analog ICs and RF components. IC Role / Device Role / Timing Role: Precision ADC in multi-channel per-pin architecture, leveraging daisy-chain SPI to reduce interconnect count and improve channel-to-channel skew control. Use Value: Enables simultaneous sampling across ≥8 channels with <1ns inter-channel jitter, meeting IEEE 1149.4 boundary-scan compliance requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-resolution SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADS127L01IPBS | 24-bit delta-sigma ADC; 400ksps max; higher resolution but 5× slower effective throughput due to digital filter latency; no DGC function. | Best for ultra-low-frequency, high-DC-accuracy applications (e.g., weigh scales); unsuitable for real-time 250ksps control loops. | Select when absolute DC stability >1ppm/°C and 100dB+ SNR at <10kHz dominate over speed and latency. |
| AD7626BCPZ-RL7 | 16-bit SAR ADC; 10MSPS; no DGC; 2.5V supply; SPI interface; smaller 40ppm INL (vs. 2ppm for LTC2376). | Targeted at high-speed, moderate-accuracy applications (e.g., oscilloscope front-ends); lacks 20-bit resolution and DGC headroom optimization. | Select when sampling rate >1MSPS is mandatory and 16-bit resolution suffices for system SNR budget. |
Compared with ADS127L01IPBS and AD7626BCPZ-RL7, the LTC2376CMS-20#PBF uniquely balances 20-bit resolution, 250ksps throughput, and DGC-enabled single-supply operation - making it optimal for portable, battery-constrained systems requiring both speed and metrology-grade linearity without external level-shifting or dual supplies.
Availability
LTC2376CMS-20#PBF is available at Aetrix Electronics and suitable for medical imaging signal chains, high-speed industrial data acquisition, and portable precision instrumentation requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for LTC2376CMS-20#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing technologies, serving industrial, automotive, communications, and healthcare markets.
The LTC2376-20 belongs to ADI's precision SAR ADC product line, designed specifically for applications demanding 20-bit resolution, low power, and seamless integration with single-supply signal conditioning - such as portable diagnostics, automated test equipment, and high-fidelity data loggers.
FAQ
What is the maximum sampling rate supported by the LTC2376CMS-20#PBF?
The LTC2376CMS-20#PBF supports a maximum sampling rate of 250 ksps, with guaranteed timing performance across its full operating temperature range (0°C to 70°C). This rate is enabled by an internal oscillator and zero-cycle-latency architecture, allowing deterministic conversion timing without external clock management. At this rate, the LTC2376CMS-20#PBF achieves 104 dB SNR and ±2 ppm INL, making it suitable for real-time high-fidelity signal capture in applications like medical imaging and industrial process monitoring.
How does Digital Gain Compression (DGC) work in the LTC2376CMS-20#PBF?
Digital Gain Compression (DGC) in the LTC2376CMS-20#PBF is activated by grounding the REF/DGC pin. When enabled, the ADC digitally remaps its transfer function so that zero-scale corresponds to 0.1·VREF and full-scale to 0.9·VREF - effectively compressing the usable input range to 0.5V–4.5V with a 5V reference. This preserves all 20 bits of resolution while eliminating the need for a negative supply on the driving amplifier, enabling single 5.5V rail operation. The LTC2376CMS-20#PBF maintains identical INL and SNR specifications in both DGC and standard modes.
What package type is used for the LTC2376CMS-20#PBF?
The LTC2376CMS-20#PBF uses a 16-lead plastic MSOP (Mini Small Outline Package) measuring 3mm × 4.9mm, with no exposed thermal pad. This package is RoHS-compliant and lead-free (PBF suffix), rated for operation from 0°C to 70°C. It features four dedicated GND pins to minimize noise coupling and supports standard surface-mount assembly processes. The MSOP footprint is distinct from the 4mm × 3mm DFN variant (e.g., LTC2376CDE-20#PBF), and pin compatibility is confirmed only within the same package family.
Does the LTC2376CMS-20#PBF require an external reference voltage?
Yes, the LTC2376CMS-20#PBF requires an external reference voltage applied to the REF pin, which must be in the range of 2.5V to 5.1V. The device does not include an internal reference. A high-stability, low-noise reference source (e.g., LT6657, ADR4550) is recommended, with mandatory 47µF X7R ceramic decoupling placed directly at the REF pin. Reference current draw is 0.24–0.3 mA at 250ksps, scaling linearly with sample rate. Using the specified external reference ensures the LTC2376CMS-20#PBF achieves its guaranteed ±2 ppm INL and 104 dB SNR performance.
Can multiple LTC2376CMS-20#PBF devices be connected in daisy-chain mode?
Yes, the LTC2376CMS-20#PBF supports daisy-chain configuration via its CHAIN pin and RDL/SDI pin functionality. When CHAIN is driven high, RDL/SDI becomes a serial data input, allowing cascaded connection of multiple LTC2376CMS-20#PBF devices on a shared SPI bus. Each device shifts its 20-bit result into the next in sequence on SCK rising edges, enabling synchronized multi-channel sampling with minimal GPIO usage. Daisy-chain timing is characterized with tSCKCH = 13.5 ns minimum, supporting high-speed readout without additional framing overhead. This mode is fully supported in the LTC2376CMS-20#PBF's specified operating conditions.
LTC2376CMS-20#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-TFSOP (0.118", 3.00mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Number of Bits:
- 20
- Sampling Rate (Per Second):
- 250k
- Number of Inputs:
- 1
- Input Type:
- Differential
- Data Interface:
- SPI
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External
- Voltage - Supply, Analog:
- 2.375V ~ 2.625V
- Voltage - Supply, Digital:
- 2.375V ~ 2.625V
- Features:
- -
- Operating Temperature:
- 0°C ~ 70°C
- Supplier Device Package:
- 16-MSOP
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
LTC2376CMS-20#PBF FAQ
1.How can I place an order for LTC2376CMS-20#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC2376CMS-20#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC2376CMS-20#PBF reliable?
The price and inventory of LTC2376CMS-20#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2376CMS-20#PBF is usually 5 days.
3.What payment methods are accepted for LTC2376CMS-20#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2376CMS-20#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC2376CMS-20#PBF?
LTC2376CMS-20#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC2376CMS-20#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC2376CMS-20#PBF?
For technical support, including LTC2376CMS-20#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2376CMS-20#PBF requirements.
6.How does Aetrix verify that LTC2376CMS-20#PBF is sourced from the original manufacturer or authorized distributors?
All LTC2376CMS-20#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2376CMS-20#PBF meets industry standards.
7.What is the process for return or replacement of LTC2376CMS-20#PBF?
All LTC2376CMS-20#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2376CMS-20#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC2376CMS-20#PBF part is unused and in its original packaging.
Return procedure for LTC2376CMS-20#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC2376CMS-20#PBF Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

