My Inquiry
My Account
Analog Devices Inc. LTC2376IMS-20#PBF
- Part No.:
- LTC2376IMS-20#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 16-TFSOP (0.118", 3.00mm Width)
- Datasheet:
-
LTC2376IMS-20#PBF.pdf
- Description:
- IC ADC 20BIT SAR 16MSOP
- Quantity:
- Payment:
- Shipping:
Inventory:149
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2376IMS-20#PBF from Analog Devices (formerly Linear Technology) is a 20-bit, 250ksps successive approximation register (SAR) analog-to-digital converter with ±0.5ppm typical INL, 104dB SNR at 2kHz, and digital gain compression (DGC) for single-supply amplifier interfacing. It operates from a 2.5V analog supply, supports ±VREF fully differential input (2.5V–5.1V reference), and delivers no missing codes across its full resolution in industrial temperature range (–40°C to +85°C). It is used in high-precision data acquisition systems requiring low latency and low power.
For engineers reviewing the LTC2376IMS-20#PBF datasheet, LTC2376IMS-20#PBF pinout, LTC2376IMS-20#PBF application, or LTC2376IMS-20#PBF equivalent, key selection considerations include guaranteed 20-bit no-missing-codes performance, DGC-enabled single-rail input drive compatibility, SPI-compatible daisy-chain capability, and thermal stability up to 85°C - all within a 16-lead MSOP package.
Technical Context
The LTC2376IMS-20#PBF implements a fully differential SAR architecture with internal conversion clock, eliminating external timing dependencies. Its charge redistribution CDAC samples the IN+/IN– inputs during acquisition and performs binary-weighted comparison against VREF/2, VREF/4, ..., VREF/1048576 during conversion - delivering true 20-bit linearity without pipeline delay or cycle latency.
Digital Gain Compression (DGC) is controlled via the REF/DGC pin: when grounded, it maps zero-scale to 0.1·VREF and full-scale to 0.9·VREF, enabling use of single 5.5V-supplied amplifiers while preserving full 20-bit resolution. The device supports 1.8V–5V I/O logic levels via OVDD and features daisy-chain mode via CHAIN and RDL/SDI pins for multi-ADC synchronization.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 20-bit - delivers 1,048,576 discrete output codes with guaranteed no missing codes over full temperature range. |
| Sampling Rate | 250ksps - enables real-time capture of signals up to 125kHz Nyquist bandwidth with zero cycle latency. |
| INL (max) | ±2ppm - ensures end-point linearity error ≤ ±2 LSB, critical for calibration-sensitive instrumentation. |
| SNR (typ) | 104dB at fIN = 2kHz - corresponds to effective noise floor of ≈ 1.2µVRMS with 5V reference, supporting sub-ppm measurement fidelity. |
| Power (250ksps) | 5.3mW - achieved with 2.5V VDD and auto power-down between conversions, scaling linearly with sample rate. |
| Reference Range | 2.5V to 5.1V - allows flexible dynamic range tuning; LSB size scales from 2.38µV (2.5V ref) to 4.77µV (5.1V ref). |
| Digital Interface | SPI-compatible with daisy-chain mode - supports 1.8V/2.5V/3.3V/5V OVDD and MSB-first 2's complement output on SDO. |
Pinout & Package
Package: 16-lead plastic MSOP (5.0mm × 4.4mm × 1.1mm), exposed pad not present (DFN variant has exposed pad; MSOP does not). Operating temperature range: –40°C to +85°C (Industrial grade).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CHAIN (1) | Mode control input | Selects normal mode (RDL/SDI = bus enable) or daisy-chain mode (RDL/SDI = serial data input); referenced to OVDD. |
| VDD (2) | Analog supply | 2.5V ±62.5mV supply for core ADC; requires 10µF ceramic bypass to GND for noise suppression. |
| GND (3,6,10,16) | Ground reference | Four dedicated ground pins minimize ground bounce; must be connected to low-impedance PCB ground plane. |
| IN+, IN– (4,5) | Differential analog inputs | Accept ±VREF fully differential signal; input capacitance = 45pF (sample mode); require matched source impedance for CMRR optimization. |
| REF (7) | Reference voltage input | 2.5V–5.1V external reference; decoupled with 47µF X7R ceramic capacitor (1210 size, 10V rating). |
| REF/DGC (8) | Reference mode select | Tied to GND → enables DGC (0.1·VREF to 0.9·VREF input range); tied to REF → disables DGC (±VREF range). |
| CNV (9) | Conversion trigger | Rising edge initiates acquisition and conversion; asynchronous to SCK; powers up device from auto power-down state. |
| BUSY (11) | Status indicator | Active-high open-drain output signaling conversion in progress; timing-critical for SDO read synchronization. |
| RDL/SDI (12) | Serial interface control/data | In normal mode: bus enable for SDO tri-state; in chain mode: serial data input from upstream ADC. |
| SCK (13) | Serial clock input | Drives SDO output timing; supports up to 100MHz (10ns period); logic levels referenced to OVDD. |
| SDO (14) | Serial data output | 2's complement 20-bit result shifted MSB first; active only when RDL = low (normal mode) or CHAIN = high (chain mode). |
| OVDD (15) | Digital I/O supply | 1.71V–5.25V logic supply; sets VIH/VIL thresholds; bypassed with 0.1µF ceramic capacitor to GND. |
Key Features
| Feature | Design Value |
|---|---|
| Digital Gain Compression (DGC) | Eliminates need for negative supply in front-end amplifiers by digitally mapping 0.1·VREF–0.9·VREF to full 20-bit code range, enabling single 5.5V rail operation. |
| No Pipeline Delay | Zero-cycle latency ensures deterministic timing: BUSY goes high on CNV↑ and returns low exactly tCONV = 2–3µs later - critical for closed-loop control. |
| Auto Power-Down | Reduces current to ≤1µA between conversions; total power scales linearly with sampling rate (e.g., 5.3µW at 250sps). |
| High Common-Mode Rejection | 86dB CMRR at 125kHz - suppresses noise coupled equally onto IN+ and IN–, preserving signal integrity in noisy industrial environments. |
| Flexible Reference Interface | Supports externally driven reference voltages from 2.5V to 5.1V with 0.3mA max input current; reference rejection ratio >100dB at DC. |
Applications
| Medical Imaging Signal Chain | Portable High-Resolution DAQ |
|---|---|
Use Scenario: Digitizing low-amplitude, low-noise analog outputs from CT/MRI detector arrays where thermal drift and long-term stability are critical. IC Role / Device Role / Timing Role: Primary 20-bit digitizer capturing transient X-ray pulse waveforms with 250ksps sustained throughput and <1ppm INL error. Use Value: 104dB SNR and ±2ppm INL ensure accurate quantization of µV-level signals without post-calibration correction, reducing system-level calibration overhead. | Use Scenario: Battery-powered handheld test equipment requiring high-resolution waveform capture with minimal power consumption. IC Role / Device Role / Timing Role: Core SAR ADC enabling 20-bit precision at 250ksps while drawing only 5.3mW - extends battery life without sacrificing resolution. Use Value: Auto power-down reduces idle current to <1µA; DGC allows single 5V supply for both ADC and driver amplifier, simplifying power architecture. |
| Industrial Process Control Loop | Automated Test Equipment (ATE) |
Use Scenario: Closed-loop feedback sensing in PLC-based motor control where deterministic latency and repeatability are mandatory. IC Role / Device Role / Timing Role: Real-time analog monitor with zero-cycle latency and guaranteed no missing codes - ensures consistent 20-bit decision points across temperature. Use Value: Fixed 2–3µs conversion time and BUSY-driven readout eliminate jitter in control loop timing, improving servo stability and reducing position error. | Use Scenario: Multi-channel parametric testing of ICs requiring synchronized, high-fidelity voltage/current measurements. IC Role / Device Role / Timing Role: One of multiple LTC2376IMS-20#PBF devices daisy-chained via CHAIN/RDL/SDI for simultaneous sampling across 8+ channels. Use Value: SPI daisy-chain mode enables synchronized CNV triggering and compact serial readout - cuts interconnect count vs parallel interfaces and avoids skew-induced measurement errors. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-resolution SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADS127L01IPBS | 24-bit delta-sigma ADC; 400ksps max; 110dB SNR; requires external clock; no DGC function. | Higher resolution but slower effective throughput due to digital filter latency; better for DC/low-frequency precision, less suitable for real-time control. | Select when ultra-low noise (<1µVRMS) and DC stability outweigh need for zero-latency response. |
| AD4022BRMZ | 20-bit SAR ADC; 2MSPS; ±1.5ppm INL; 100dB SNR; 1.8V/3.3V IO; no DGC; uses pseudo-differential input. | Faster sampling but lower SNR and no DGC; requires dual-supply op-amps or level-shifting for bipolar input ranges. | Select when higher speed is prioritized and front-end design can accommodate non-DGC signal conditioning. |
Compared with ADS127L01IPBS and AD4022BRMZ, the LTC2376IMS-20#PBF uniquely balances 20-bit no-missing-codes accuracy, 250ksps zero-latency throughput, and DGC-enabled single-supply operation - making it optimal for industrial DAQ and real-time control where timing determinism and simplified analog front-end design are essential.
Availability
LTC2376IMS-20#PBF is available at Aetrix Electronics and suitable for medical imaging signal chains, portable high-resolution data acquisition systems, and industrial process control loops requiring stable component supply, long-term lifecycle support, and guaranteed industrial temperature performance.
Supply support for LTC2376IMS-20#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing technologies, serving industrial, automotive, communications, and healthcare markets.
The LTC2376IMS-20#PBF belongs to ADI's legacy Linear Technology precision SAR ADC product line, engineered for applications demanding metrology-grade linearity, low power, and deterministic timing - especially in space-constrained, thermally variable industrial and portable instrumentation.
FAQ
What is the maximum operating temperature range for the LTC2376IMS-20#PBF?
The LTC2376IMS-20#PBF is rated for industrial temperature operation from –40°C to +85°C, with all key specifications - including ±2ppm INL, 104dB SNR, and 250ksps throughput - guaranteed across this full range. This makes the LTC2376IMS-20#PBF suitable for deployment in harsh environments such as factory automation controllers and outdoor instrumentation enclosures where ambient temperatures exceed commercial limits.
Does the LTC2376IMS-20#PBF require an external clock source?
No, the LTC2376IMS-20#PBF integrates an internal oscillator that sets the conversion time, eliminating the need for an external clock source. This simplifies system design by removing clock routing, jitter concerns, and external component count. The internal timing ensures fixed 2–3µs conversion duration regardless of temperature or supply variation, which is essential for deterministic real-time applications using the LTC2376IMS-20#PBF.
How does Digital Gain Compression (DGC) work in the LTC2376IMS-20#PBF?
Digital Gain Compression (DGC) in the LTC2376IMS-20#PBF is enabled by grounding the REF/DGC pin. When active, the LTC2376IMS-20#PBF digitally remaps the zero-scale code from 0V to 0.1·VREF and full-scale code from VREF to 0.9·VREF - effectively compressing the usable input range to 0.1·VREF–0.9·VREF while preserving all 20 bits of resolution. This allows driving amplifiers to operate from a single positive supply (e.g., 5.5V) without negative rails.
Can the LTC2376IMS-20#PBF be used in daisy-chain configurations?
Yes, the LTC2376IMS-20#PBF supports daisy-chain mode via the CHAIN and RDL/SDI pins. When CHAIN is high, RDL/SDI becomes a serial data input, allowing multiple LTC2376IMS-20#PBF devices to share one SPI bus. A single CNV pulse triggers simultaneous sampling across all chained devices, and results are shifted out sequentially on SDO - enabling synchronized multi-channel acquisition without additional timing hardware or FPGA logic.
What decoupling capacitors are required for stable operation of the LTC2376IMS-20#PBF?
The LTC2376IMS-20#PBF requires three critical decoupling capacitors: a 10µF ceramic capacitor (X5R/X7R) between VDD and GND; a 47µF X7R ceramic capacitor (1210 size, 10V rating) between REF and GND; and a 0.1µF ceramic capacitor between OVDD and GND. These values are specified in the official datasheet and validated for noise suppression across the full 250ksps bandwidth - omitting or substituting them risks degraded SNR, increased INL, or BUSY timing violations in the LTC2376IMS-20#PBF.
LTC2376IMS-20#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-TFSOP (0.118", 3.00mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Number of Bits:
- 20
- Sampling Rate (Per Second):
- 250k
- Number of Inputs:
- 1
- Input Type:
- Differential
- Data Interface:
- SPI
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External
- Voltage - Supply, Analog:
- 2.375V ~ 2.625V
- Voltage - Supply, Digital:
- 2.375V ~ 2.625V
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 16-MSOP
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
LTC2376IMS-20#PBF FAQ
1.How can I place an order for LTC2376IMS-20#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC2376IMS-20#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC2376IMS-20#PBF reliable?
The price and inventory of LTC2376IMS-20#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2376IMS-20#PBF is usually 5 days.
3.What payment methods are accepted for LTC2376IMS-20#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2376IMS-20#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC2376IMS-20#PBF?
LTC2376IMS-20#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC2376IMS-20#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC2376IMS-20#PBF?
For technical support, including LTC2376IMS-20#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2376IMS-20#PBF requirements.
6.How does Aetrix verify that LTC2376IMS-20#PBF is sourced from the original manufacturer or authorized distributors?
All LTC2376IMS-20#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2376IMS-20#PBF meets industry standards.
7.What is the process for return or replacement of LTC2376IMS-20#PBF?
All LTC2376IMS-20#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2376IMS-20#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC2376IMS-20#PBF part is unused and in its original packaging.
Return procedure for LTC2376IMS-20#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC2376IMS-20#PBF Tags
-
ADC081C021CIMKX/NOPB
Texas Instruments
-
MCP3021A5T-E/OT
Microchip Technology
-
TLA2024IRUGR
Texas Instruments
-
MCP3221A5T-E/OT
Microchip Technology
-
MCP3221A5T-I/OT
Microchip Technology
-
MCP3221A4T-E/OT
Microchip Technology
-
MCP3221A6T-E/OT
Microchip Technology
-
MCP3221A0T-E/OT
Microchip Technology
-
MCP3221A1T-E/OT
Microchip Technology
-
ADC121S021CIMFX/NOPB
Texas Instruments
-
MCP3001-I/MS
Microchip Technology
-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
