My Inquiry
My Account
Analog Devices Inc. LTC2378CDE-16#PBF
- Part No.:
- LTC2378CDE-16#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 16-WFDFN Exposed Pad
- Datasheet:
-
LTC2378CDE-16#PBF.pdf
- Description:
- IC ADC 16BIT SAR 16DFN
- Quantity:
- Payment:
- Shipping:
Inventory:258
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2378CDE-16#PBF from Analog Devices (formerly Linear Technology) is a 16-bit, 1 Msps successive approximation register (SAR) analog-to-digital converter with ±0.5 LSB INL max, 97 dB SNR at 2 kHz, and digital gain compression (DGC) support. It operates from a 2.5 V supply, accepts ±VREF fully differential inputs (VREF = 2.5 V to 5.1 V), and consumes only 13.5 mW at full throughput - enabling high-precision data acquisition in space-constrained, low-power systems such as portable instrumentation and industrial process control.
For engineers reviewing the LTC2378CDE-16#PBF datasheet, LTC2378CDE-16#PBF pinout, LTC2378CDE-16#PBF application, or LTC2378CDE-16#PBF equivalent, key selection considerations include its guaranteed 16-bit no-missing-codes performance, daisy-chain SPI interface compatibility across 1.8 V–5 V logic levels, internal conversion clock, zero-cycle latency operation, and DGC-enabled single-supply amplifier drive capability.
Technical Context
The LTC2378CDE-16#PBF implements a charge-redistribution SAR architecture with a 16-bit CDAC and differential comparator, sampling input voltage during acquisition and executing binary-search conversion without pipeline delay. Its internal oscillator eliminates external timing dependencies, and automatic power-down between conversions scales quiescent current from 6.3 mA at 1 Msps to 0.9 µA in standby.
Digital gain compression (DGC) redefines full-scale mapping to 10%–90% of ±VREF when REF/DGC is grounded, enabling rail-to-rail input swing accommodation using only a single 5.5 V amplifier supply. The device supports true bipolar input ranges via differential signaling and achieves 4 ps aperture jitter and 34 MHz –3 dB input bandwidth for high-fidelity signal capture.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 16-bit - delivers 65,536 discrete output codes with guaranteed no missing codes over temperature. |
| Sampling Rate | 1 Msps - enables real-time digitization of signals up to ~400 kHz (Nyquist-limited) with zero cycle latency. |
| SNR | 97 dB (typ, fIN = 2 kHz, VREF = 5 V) - supports >15.8 effective number of bits (ENOB) in narrowband applications. |
| INL | ±0.5 LSB (max) - ensures monotonicity and accurate end-point linearity for precision measurement systems. |
| Power Consumption | 13.5 mW at 1 Msps (2.5 V supply) - allows battery-operated designs with sustained high-speed acquisition. |
| Input Range | ±VREF, VREF = 2.5 V to 5.1 V - provides flexible dynamic range scaling while maintaining full 16-bit resolution. |
| DGC Support | Enabled via REF/DGC pin tied to GND - compresses full-scale to 0.1×VREF to 0.9×VREF, eliminating need for negative amplifier supply. |
Pinout & Package
Package: 16-lead (4 mm × 3 mm) plastic DFN with exposed pad (Pin 17 = GND). RoHS-compliant, lead-free finish. Thermal resistance θJA = 40°C/W; exposed pad must be soldered to PCB ground plane for thermal and electrical integrity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - CHAIN | Chain mode selector | Low = normal SPI mode (RDL/SDI = bus enable); high = daisy-chain mode (RDL/SDI = serial data input). |
| 2 - VDD | Analog core supply | 2.375 V–2.625 V; powers SAR core and reference buffer; requires 10 µF ceramic bypass to GND. |
| 4,5 - IN+, IN− | Differential analog inputs | Accept ±VREF fully differential signal; 45 pF input capacitance in sample mode; common-mode range = VREF/2 ± 0.1 V. |
| 7 - REF | Reference voltage input | 2.5 V–5.1 V; supplies ADC reference; requires 47 µF X5R ceramic decoupling at pin. |
| 8 - REF/DGC | Digital gain compression control | Tied to REF = DGC disabled (±VREF full-scale); tied to GND = DGC enabled (0.1–0.9×VREF full-scale). |
| 9 - CNV | Convert trigger | Rising edge initiates conversion and wakes device from auto power-down; no minimum pulse width required. |
| 11 - BUSY | Conversion status indicator | High during conversion; falls low when 16-bit result is ready on SDO; used for timing synchronization. |
| 12 - RDL/SDI | Mode-dependent serial I/O | In normal mode: bus enable (controls SDO tri-state); in chain mode: serial data input (daisy-chain feed). |
| 13 - SCK | Serial clock input | Supports up to 100 MHz clock (10 ns period); defines data shift timing for SDO output or SDI input. |
| 14 - SDO | Serial data output | 2's complement format; MSB-first; valid after tDSDO = 9.5 ns from SCK↑; compatible with 1.8 V–5 V host logic. |
| 15 - OVDD | Digital I/O supply | 1.71 V–5.25 V; sets logic thresholds for all digital pins; bypass with 0.1 µF capacitor to GND. |
| 3,6,10,16 - GND | Analog/digital ground | Multiple ground connections minimize noise coupling; exposed pad (Pin 17) is mandatory GND connection. |
Key Features
| Feature | Design Value |
|---|---|
| Digital Gain Compression (DGC) | Enables single-supply amplifier drive by remapping full-scale to 10%–90% of ±VREF, preserving 16-bit resolution without negative rail. |
| No Pipeline Delay / Zero Cycle Latency | Each CNV rising edge starts a new conversion immediately; output available within one sample period - critical for deterministic real-time control. |
| SPI-Compatible Daisy-Chain Mode | Allows cascading multiple LTC2378CDE-16#PBF devices on shared SCK/SDO lines using CHAIN and RDL/SDI pins - reduces GPIO count in multi-channel systems. |
| Internal Conversion Clock | Eliminates need for external timing circuitry; simplifies layout and improves jitter immunity versus externally clocked SAR ADCs. |
| Auto Power-Down Between Conversions | Reduces average power to 13.5 µW at 1 ksps; dynamically scales current with sampling rate - extends battery life in intermittent-acquisition applications. |
| Guaranteed Operation to 125°C (H-grade variants) | While LTC2378CDE-16#PBF is rated 0°C–70°C, same-pinout H-grade versions (e.g., LTC2378HDE-16#PBF) support extended industrial environments. |
Applications
| Medical Imaging Signal Chain | Portable High-Speed Data Logger |
|---|---|
|
Use Scenario: Digitizing low-noise, wide-dynamic-range analog outputs from ultrasound transducer front-ends or MRI gradient monitoring circuits. IC Role / Device Role / Timing Role: Primary high-resolution ADC capturing baseband or IF signals at up to 1 Msps with minimal added noise or distortion. Use Value: 97 dB SNR and –122 dB THD preserve weak signal fidelity; DGC simplifies analog front-end design by removing need for dual-supply op-amps. |
Use Scenario: Battery-powered field instruments acquiring vibration, acoustic, or environmental sensor data with high time-domain accuracy. IC Role / Device Role / Timing Role: Low-power, high-throughput ADC interfacing directly to microcontroller SPI peripheral with minimal external components. Use Value: 13.5 mW consumption at 1 Msps and auto power-down extend runtime; zero-latency operation ensures precise timestamp alignment across channels. |
| Industrial Process Control Loop | Automated Test Equipment (ATE) |
|
Use Scenario: Closed-loop feedback sensing in PLC analog I/O modules requiring stable, drift-free measurements over temperature and time. IC Role / Device Role / Timing Role: Precision ADC providing calibrated 16-bit readings for PID controller inputs under harsh industrial conditions. Use Value: ±0.5 LSB INL and guaranteed no missing codes ensure monotonic response; 86 dB CMRR rejects common-mode noise from motor drives or solenoids. |
Use Scenario: High-channel-count ATE systems performing parametric testing of ICs or RF components with synchronized multi-device sampling. IC Role / Device Role / Timing Role: Synchronized SAR ADC in daisy-chain configuration enabling simultaneous sampling across dozens of channels. Use Value: Daisy-chain SPI mode reduces interconnect complexity; 1 Msps throughput meets fast test cycle requirements without sacrificing resolution. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed, high-resolution SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7960BCPZ-RL7 | 18-bit, 5 Msps, 2.5 V supply, no DGC, requires external reference and clock; higher power (43 mW at 5 Msps). | Better resolution and speed but lacks integrated DGC and internal clock; demands more board area and external timing design. | Select when ENOB > 16.5 bits is required and system can accommodate higher power and external timing. |
| LTC2379IDE-18#PBF | 18-bit, 1 Msps, same DFN package, identical pinout, adds 2 extra LSBs; 13.8 mW at 1 Msps; supports same DGC and SPI modes. | Drop-in upgrade path offering higher resolution without layout change; shares same footprint, thermal profile, and driver requirements. | Select when 16-bit resolution is insufficient but board space and supply constraints prevent redesign. |
Compared with AD7960BCPZ-RL7, LTC2378CDE-16#PBF trades 2 bits and 4× speed for integrated clock, DGC, and 69% lower power; compared with LTC2379IDE-18#PBF, it offers identical form factor and feature set at lower cost and slightly reduced resolution - ideal for cost-sensitive 16-bit applications.
Availability
LTC2378CDE-16#PBF is available at Aetrix Electronics and suitable for medical imaging signal chains, portable high-speed data loggers, and industrial process control systems requiring stable component supply, long-term manufacturability, and RoHS-compliant packaging.
Supply support for LTC2378CDE-16#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing technologies, serving industrial, automotive, communications, and healthcare markets.
The LTC2378-16 series was designed by Analog Devices' Linear Technology division to deliver high-speed, high-accuracy SAR ADC performance in compact packages with integrated features like DGC and internal clock - targeting precision data acquisition where size, power, and ease of use are critical.
FAQ
What is the operating temperature range for the LTC2378CDE-16#PBF?
The LTC2378CDE-16#PBF is specified for operation from 0°C to +70°C ambient temperature. This commercial-grade variant uses the 4 mm × 3 mm DFN package with exposed pad (Pin 17 = GND), and its electrical specifications - including ±0.5 LSB INL max and 97 dB SNR - are guaranteed across this full range. For extended temperature applications, the pin-compatible LTC2378IDE-16#PBF (–40°C to +85°C) or LTC2378HDE-16#PBF (–40°C to +125°C) are available.
Does the LTC2378CDE-16#PBF require an external reference voltage?
Yes, the LTC2378CDE-16#PBF requires an external reference voltage applied to the REF pin, which sets the full-scale input range. The REF pin accepts 2.5 V to 5.1 V, and the analog input range becomes ±VREF. A 47 µF X5R ceramic capacitor (0805 size) must be placed directly at the REF pin for stability. The device does not include an internal reference; however, the REF/DGC pin allows digital gain compression when grounded, adjusting the effective full-scale mapping without changing the external reference.
How does the Digital Gain Compression (DGC) function work in the LTC2378CDE-16#PBF?
In the LTC2378CDE-16#PBF, DGC is activated by grounding the REF/DGC pin. This causes the ADC to digitally remap zero-scale code from 0 V to 0.1 × VREF and full-scale code from VREF to 0.9 × VREF, effectively compressing the usable input range to 10%–90% of ±VREF. For VREF = 5 V, this yields a 0.5 V to 4.5 V differential input span, enabling single-supply amplifiers (e.g., LT6350 on +5.5 V) to drive the inputs without negative rails - preserving all 16 bits of resolution.
Can the LTC2378CDE-16#PBF be used in daisy-chain configurations?
Yes, the LTC2378CDE-16#PBF supports daisy-chain operation via the CHAIN and RDL/SDI pins. When CHAIN is high, RDL/SDI functions as serial data input, allowing multiple LTC2378CDE-16#PBF devices to share one SCK and SDO line. Each device shifts its 16-bit result into the next in sequence on consecutive SCK edges. This mode reduces microcontroller GPIO usage and simplifies routing in multi-channel systems - confirmed in the functional block diagram and timing diagrams of the official datasheet.
What is the power consumption of the LTC2378CDE-16#PBF at different sampling rates?
The LTC2378CDE-16#PBF draws 6.3 mA from VDD and 0.2 mA from OVDD at 1 Msps (13.5 mW total), and automatically powers down between conversions. At 1 ksps, supply current drops to 0.9 µA (VDD + OVDD + IREF), reducing power to 13.5 µW. This dynamic scaling is inherent to its architecture - no software command is needed. The device maintains full 16-bit performance across the entire sample rate range, with conversion time fixed at 460–527 ns regardless of throughput setting.
LTC2378CDE-16#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-WFDFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Number of Bits:
- 16
- Sampling Rate (Per Second):
- 1M
- Number of Inputs:
- 1
- Input Type:
- Differential
- Data Interface:
- SPI
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External
- Voltage - Supply, Analog:
- 2.375V ~ 2.625V
- Voltage - Supply, Digital:
- 2.375V ~ 2.625V
- Features:
- -
- Operating Temperature:
- 0°C ~ 70°C
- Supplier Device Package:
- 16-DFN (4x3)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
LTC2378CDE-16#PBF FAQ
1.How can I place an order for LTC2378CDE-16#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC2378CDE-16#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC2378CDE-16#PBF reliable?
The price and inventory of LTC2378CDE-16#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2378CDE-16#PBF is usually 5 days.
3.What payment methods are accepted for LTC2378CDE-16#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2378CDE-16#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC2378CDE-16#PBF?
LTC2378CDE-16#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC2378CDE-16#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC2378CDE-16#PBF?
For technical support, including LTC2378CDE-16#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2378CDE-16#PBF requirements.
6.How does Aetrix verify that LTC2378CDE-16#PBF is sourced from the original manufacturer or authorized distributors?
All LTC2378CDE-16#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2378CDE-16#PBF meets industry standards.
7.What is the process for return or replacement of LTC2378CDE-16#PBF?
All LTC2378CDE-16#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2378CDE-16#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC2378CDE-16#PBF part is unused and in its original packaging.
Return procedure for LTC2378CDE-16#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC2378CDE-16#PBF Tags
-
ADC081C021CIMKX/NOPB
Texas Instruments
-
MCP3021A5T-E/OT
Microchip Technology
-
TLA2024IRUGR
Texas Instruments
-
MCP3221A5T-E/OT
Microchip Technology
-
MCP3221A5T-I/OT
Microchip Technology
-
MCP3221A4T-E/OT
Microchip Technology
-
MCP3221A6T-E/OT
Microchip Technology
-
MCP3221A0T-E/OT
Microchip Technology
-
MCP3221A1T-E/OT
Microchip Technology
-
ADC121S021CIMFX/NOPB
Texas Instruments
-
MCP3001-I/MS
Microchip Technology
-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
