Analog Devices Inc. LTC2378CMS-18#PBF
- Part No.:
- LTC2378CMS-18#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 16-TFSOP (0.118", 3.00mm Width)
- Datasheet:
-
LTC2378CMS-18#PBF.pdf
- Description:
- IC ADC 18BIT SAR 16MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,128
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2378CMS-18#PBF from Analog Devices (formerly Linear Technology) is an 18-bit, 1 Msps successive approximation register (SAR) analog-to-digital converter with ±1.75 LSB INL max, 102 dB SNR at 2 kHz, and fully differential ±VREF input range (2.5 V to 5.1 V). It operates from a single 2.5 V supply, consumes 13.5 mW at full speed, and features digital gain compression (DGC) for single-supply amplifier interfacing - used in high-speed medical imaging and portable instrumentation.
For engineers reviewing the LTC2378CMS-18#PBF datasheet, LTC2378CMS-18#PBF pinout, LTC2378CMS-18#PBF application, or LTC2378CMS-18#PBF equivalent, key selection criteria include guaranteed 18-bit no-missing-codes operation, internal conversion clock eliminating external timing constraints, daisy-chain SPI interface compatibility across 1.8 V–5 V logic, and validated performance to 125°C in MSOP package.
Technical Context
The LTC2378CMS-18#PBF implements a charge-redistribution SAR architecture with a differential comparator and 18-bit CDAC, achieving zero-cycle latency and no pipeline delay. Its conversion is initiated by a CNV rising edge, with internal oscillator setting tCONV = 460–527 ns and tCYC = 1 µs at 1 Msps.
Digital gain compression (DGC) is controlled via the REF/DGC pin: grounded enables 0.1×VREF to 0.9×VREF full-scale mapping (e.g., 0.5 V–4.5 V for 5 V reference), preserving 18-bit resolution while allowing single 5.5 V supply operation for driving amplifiers. The SPI-compatible serial interface supports both normal and daisy-chain modes with SDO, SCK, RDL/SDI, and BUSY signaling.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 18-bit - delivers 262,144 distinct output codes with guaranteed no missing codes. |
| Sampling Rate | 1 Msps - supports real-time acquisition of signals up to 500 kHz Nyquist bandwidth. |
| SNR | 102 dB (typ, fIN = 2 kHz, VREF = 5 V) - enables >16.6 effective number of bits (ENOB) in precision measurement. |
| INL | ±1.75 LSB (max) - ensures monotonicity and accurate end-point linearity for calibration-critical systems. |
| Power Consumption | 13.5 mW at 1 Msps - scales down to 13.5 µW at 1 ksps via auto power-down between conversions. |
| Input Range | ±VREF, VREF = 2.5 V to 5.1 V - supports flexible signal conditioning with fully differential analog inputs (IN+, IN–). |
| Digital Interface | SPI-compatible with 1.8 V–5 V OVDD - enables direct connection to FPGAs, microcontrollers, and DSPs without level shifters. |
Pinout & Package
Package: 16-lead plastic MSOP (LTC2378CMS-18#PBF), 3 mm × 4.9 mm, exposed pad not present (DFN variant has exposed GND pad; MSOP does not).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CHAIN (1) | Mode selector | Low = normal mode (RDL/SDI = bus enable); high = daisy-chain mode (RDL/SDI = serial data input). |
| VDD (2) | Analog supply | 2.5 V ±62.5 mV supply for core ADC circuitry; bypass with 10 µF ceramic capacitor. |
| GND (3,6,10,16) | Ground reference | Four dedicated ground pins minimize ground bounce and improve noise immunity in high-speed sampling. |
| IN+, IN– (4,5) | Differential analog inputs | Accept ±VREF fully differential signal; input capacitance = 45 pF (sample mode), RON ≈ 40 Ω. |
| REF (7) | Reference voltage input | 2.5 V–5.1 V external reference; decouple with 47 µF X5R ceramic capacitor at pin. |
| REF/DGC (8) | DGC control / reference bias | Tied to GND enables DGC (0.1–0.9×VREF range); tied to REF disables DGC (full ±VREF range). |
| CNV (9) | Convert trigger | Rising edge initiates acquisition and conversion; powers up ADC from auto power-down state. |
| BUSY (11) | Conversion status indicator | High during conversion; falls low when 18-bit result is ready on SDO; used for timing synchronization. |
| RDL/SDI (12) | Serial interface control/data | Function depends on CHAIN state; in chain mode, accepts serial data from upstream ADC in daisy chain. |
| SCK (13) | Serial clock input | Drives data shift-out on SDO; supports up to 100 MHz clock (tSCK ≤ 10 ns); logic levels referenced to OVDD. |
| SDO (14) | Serial data output | 2's complement 18-bit result shifted MSB-first on SCK rising edges; tri-state when RDL = low (normal mode). |
| OVDD (15) | Digital I/O supply | 1.71 V–5.25 V supply for all digital pins; sets VIH/VIL thresholds and drives SDO output swing. |
Key Features
| Feature | Design Value |
|---|---|
| Digital Gain Compression (DGC) | Enables 0.5 V–4.5 V input range with 5 V reference, eliminating need for negative supply in driver amplifiers like LT6350. |
| No Pipeline Delay / Zero Cycle Latency | First conversion result available after one full cycle (1 µs), enabling deterministic real-time control loop timing. |
| Internal Conversion Clock | Removes requirement for external clock source or precise timing coordination - simplifies PCB layout and system integration. |
| Auto Power-Down Between Conversions | Reduces average power proportionally to sampling rate - e.g., 13.5 µW at 1 ksps - critical for battery-powered instruments. |
| Guaranteed Operation to 125°C | H-grade thermal specification validated across full temperature range, supporting industrial and downhole applications. |
Applications
| Medical Imaging | High-Speed Data Acquisition |
|---|---|
Use Scenario: Digitizing ultrasound echo signals in portable handheld scanners requiring high dynamic range and low power. IC Role / Device Role / Timing Role: Primary 18-bit digitizer capturing baseband RF echoes at ≥1 Msps with <1.75 LSB INL for accurate tissue contrast mapping. Use Value: 102 dB SNR enables detection of weak echo returns amid noise floor; DGC allows single-supply front-end design reducing BOM count and board area. | Use Scenario: Real-time waveform capture in automated test equipment (ATE) for semiconductor characterization. IC Role / Device Role / Timing Role: High-fidelity sampling engine synchronized to pattern generator clocks with zero-latency response for stimulus-response analysis. Use Value: No missing codes and ±1.75 LSB INL ensure traceable metrology-grade measurements; SPI daisy-chain supports multi-channel parallel capture. |
| Portable Instrumentation | Industrial Process Control |
Use Scenario: Battery-powered oscilloscope modules measuring sensor outputs in field-deployed environmental monitors. IC Role / Device Role / Timing Role: Low-power SAR ADC converting differential sensor bridges or transducer outputs with minimal thermal drift. Use Value: 13.5 mW at 1 Msps and auto power-down extend runtime; 125°C rating supports operation near hot industrial enclosures. | Use Scenario: Precision analog input module in PLC backplane handling 4–20 mA loop signals and thermocouple inputs. IC Role / Device Role / Timing Role: Isolated, high-accuracy ADC channel providing calibrated 18-bit readings for closed-loop feedback control. Use Value: Fully differential input rejects common-mode noise from motor drives; CMRR >86 dB at 500 kHz suppresses EMI in factory environments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-resolution SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7986BCPZ-RL7 | 18-bit, 1 Msps, but requires external reference and separate VDRIVE; no DGC; 100 dB SNR (typ). | Needs external op-amp and reference buffer for bipolar input; less integrated for single-supply front ends. | Select when external reference control is preferred and DGC is unnecessary; verify layout for higher THD sensitivity. |
| ADS8860IDRCT | 16-bit, 1 Msps, SPI interface, 92.5 dB SNR (typ); lower power (3.5 mW), no DGC, smaller 3 mm × 3 mm WSON package. | Lower resolution and SNR limit use in metrology; better suited for cost-sensitive, size-constrained embedded monitoring. | Select when 16-bit resolution suffices and PCB area is constrained; not suitable for ENOB >16.5 applications. |
Compared with AD7986BCPZ-RL7 and ADS8860IDRCT, the LTC2378CMS-18#PBF uniquely integrates DGC, internal clock, and guaranteed 18-bit linearity - making it optimal for compact, single-supply, high-fidelity acquisition where reference flexibility and thermal robustness are critical.
Availability
LTC2378CMS-18#PBF is available at Aetrix Electronics and suitable for medical imaging, high-speed data acquisition, and portable instrumentation requiring stable component supply, long-term lifecycle support, and guaranteed parametric performance across temperature.
Supply support for LTC2378CMS-18#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices acquired Linear Technology in 2017 and maintains its precision analog product lines with rigorous qualification and long-term support.
The LTC2378CMS-18#PBF belongs to Linear's high-performance SAR ADC family, designed specifically for applications demanding 18-bit accuracy, low power, and seamless integration with single-supply signal chains - especially in portable, industrial, and medical systems.
FAQ
What is the maximum operating temperature for the LTC2378CMS-18#PBF?
The LTC2378CMS-18#PBF is rated for 0°C to 70°C operation (C-grade). For extended temperature ranges, the LTC2378HMS-18#PBF variant supports –40°C to 125°C. Always consult the specific device marking and ordering code - LTC2378CMS-18#PBF itself is not qualified beyond 70°C.
Does the LTC2378CMS-18#PBF require an external clock source?
No. The LTC2378CMS-18#PBF includes an internal oscillator that sets conversion timing, eliminating the need for an external clock. This simplifies system design and reduces jitter sensitivity - the internal clock ensures consistent tCONV = 460–527 ns across temperature and supply variations.
How does Digital Gain Compression (DGC) affect the input range of the LTC2378CMS-18#PBF?
When the REF/DGC pin is grounded, DGC maps the full-scale input range from ±VREF to 0.1×VREF to 0.9×VREF - e.g., 0.5 V to 4.5 V for VREF = 5 V. This preserves full 18-bit resolution while enabling single-supply amplifier operation, as confirmed in the LTC2378-18 datasheet Figure 8 and Applications section.
Is the LTC2378CMS-18#PBF pin-compatible with other variants in the LTC2378 family?
Yes - all LTC2378-x variants (e.g., LTC2378IMS-18#PBF, LTC2378HMS-18#PBF) share identical 16-lead MSOP pinouts and electrical behavior. Only temperature grade and screening differ; no PCB redesign is needed when upgrading from C-grade to I- or H-grade versions.
What decoupling capacitors are required for stable operation of the LTC2378CMS-18#PBF?
The LTC2378CMS-18#PBF requires a 10 µF ceramic capacitor (X5R, 0805) from VDD to GND, a 47 µF ceramic capacitor (X5R, 0805) from REF to GND, and a 0.1 µF capacitor from OVDD to GND. These values are specified in the Pin Functions section and Typical Application schematic (Figure TA01a) of the official datasheet.
LTC2378CMS-18#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-TFSOP (0.118", 3.00mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Number of Bits:
- 18
- Sampling Rate (Per Second):
- 1M
- Number of Inputs:
- 1
- Input Type:
- Differential
- Data Interface:
- SPI
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External
- Voltage - Supply, Analog:
- 2.375V ~ 2.625V
- Voltage - Supply, Digital:
- 2.375V ~ 2.625V
- Features:
- -
- Operating Temperature:
- 0°C ~ 70°C
- Supplier Device Package:
- 16-MSOP
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
LTC2378CMS-18#PBF FAQ
1.How can I place an order for LTC2378CMS-18#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC2378CMS-18#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC2378CMS-18#PBF reliable?
The price and inventory of LTC2378CMS-18#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2378CMS-18#PBF is usually 5 days.
3.What payment methods are accepted for LTC2378CMS-18#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2378CMS-18#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC2378CMS-18#PBF?
LTC2378CMS-18#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC2378CMS-18#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC2378CMS-18#PBF?
For technical support, including LTC2378CMS-18#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2378CMS-18#PBF requirements.
6.How does Aetrix verify that LTC2378CMS-18#PBF is sourced from the original manufacturer or authorized distributors?
All LTC2378CMS-18#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2378CMS-18#PBF meets industry standards.
7.What is the process for return or replacement of LTC2378CMS-18#PBF?
All LTC2378CMS-18#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2378CMS-18#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC2378CMS-18#PBF part is unused and in its original packaging.
Return procedure for LTC2378CMS-18#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC2378CMS-18#PBF Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

