My Inquiry
My Account
Analog Devices Inc. LTC2379CDE-18#PBF
- Part No.:
- LTC2379CDE-18#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 16-WFDFN Exposed Pad
- Datasheet:
-
LTC2379CDE-18#PBF.pdf
- Description:
- IC ADC 18BIT SAR 16DFN
- Quantity:
- Payment:
- Shipping:
Inventory:101
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2379CDE-18#PBF from Analog Devices (formerly Linear Technology) is an 18-bit, 1.6 Msps successive approximation register (SAR) analog-to-digital converter with ±VREF fully differential input, 101.2 dB SNR (typ), ±2 LSB INL (max), and digital gain compression (DGC) support. It operates from a single 2.5 V supply, accepts reference voltages from 2.5 V to 5.1 V, and consumes only 18 mW at full throughput - enabling high-precision data acquisition in medical imaging and portable instrumentation.
For engineers reviewing the LTC2379CDE-18#PBF datasheet, LTC2379CDE-18#PBF pinout, LTC2379CDE-18#PBF application, or LTC2379CDE-18#PBF equivalent, key selection criteria include guaranteed 18-bit no-missing-codes performance, daisy-chain SPI interface compatibility across 1.8 V–5 V logic, internal conversion clock, and DGC-enabled single-supply amplifier drive capability.
Technical Context
The LTC2379CDE-18#PBF implements a charge redistribution capacitor DAC (CDAC) architecture with a differential comparator and internal oscillator, eliminating external timing dependencies. Its acquisition phase samples the differential input (IN+/IN−) onto 45 pF sampling capacitance with 40 Ω switch resistance, while the conversion phase executes binary-weighted comparisons against fractions of VREF (e.g., VREF/2, VREF/4…VREF/262144).
Digital gain compression (DGC) is controlled via the REF/DGC pin: when grounded, it remaps zero-scale from 0 V to 0.1·VREF and full-scale from VREF to 0.9·VREF, enabling rail-to-rail input swing (e.g., 0.5 V–4.5 V at VREF = 5 V) without negative supply for driving amplifiers. The device supports both normal and daisy-chain SPI modes via the CHAIN pin.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 18-bit - delivers 262,144 discrete output codes with guaranteed no missing codes over temperature. |
| Sampling Rate | 1.6 Msps - enables real-time capture of signals up to 34 MHz (–3 dB input bandwidth) with zero pipeline latency. |
| SNR | 101.2 dB (typ, fIN = 2 kHz, VREF = 5 V) - corresponds to <0.9 LSBRMS noise floor for high-fidelity signal digitization. |
| INL | ±2 LSB (max) - ensures monotonicity and accurate end-point linearity critical for closed-loop control and calibration. |
| Power Consumption | 18 mW at 1.6 Msps (VDD = 2.5 V); 18 µW in power-down mode - scales linearly with sample rate for battery-sensitive designs. |
| Reference Range | 2.5 V to 5.1 V - allows flexible system-level scaling and compatibility with standard precision references (e.g., LT6657, REF5050). |
| Digital I/O Voltage | 1.8 V to 5.25 V (OVDD) - supports direct interfacing with FPGA, microcontroller, or DSP I/O banks without level shifters. |
Pinout & Package
Package: 16-lead (4 mm × 3 mm) plastic DFN with exposed pad (Pin 17 = GND). RoHS-compliant, lead-free finish. Operating temperature range: 0°C to 70°C (C-grade).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Pin 1 (CHAIN) | Chain Mode Selector | Low = normal SPI mode (RDL/SDI = bus enable); high = daisy-chain mode (RDL/SDI = serial data input). |
| Pin 2 (VDD) | Analog Core Supply | 2.375 V–2.625 V; powers SAR core and reference buffer; requires 10 µF ceramic bypass to GND. |
| Pins 3, 6, 10, 16 (GND) | Analog/Digital Ground | Multiple ground pins minimize ground bounce; exposed pad (Pin 17) must be soldered to PCB ground plane. |
| Pins 4, 5 (IN+, IN−) | Differential Analog Inputs | ±VREF input range; 45 pF sampling capacitance + 40 Ω switch RON; common-mode range = VREF/2 ± 0.1 V. |
| Pin 7 (REF) | Reference Input | 2.5 V–5.1 V external reference; decoupled with 47 µF X5R ceramic (0805 size) directly at pin. |
| Pin 8 (REF/DGC) | DGC Enable/Reference Select | GND = DGC enabled (0.1·VREF–0.9·VREF input range); VREF = DGC disabled (±VREF range). |
| Pin 9 (CNV) | Convert Trigger | Rising edge initiates conversion and powers up ADC; no minimum low time required between conversions. |
| Pin 11 (BUSY) | Conversion Status Indicator | High during conversion (tCONV = 360–412 ns); used for timing synchronization or interrupt generation. |
| Pin 12 (RDL/SDI) | Serial Interface Control/Data In | Mode-dependent: bus enable (CHAIN = low) or SDI (CHAIN = high); 5 pF input capacitance. |
| Pin 13 (SCK) | Serial Clock Input | Supports up to 100 MHz (10 ns period); rising-edge sampled; tSCKH ≥ 4 ns, tSCKL ≥ 4 ns. |
| Pin 14 (SDO) | Serial Data Output | 2's complement format, MSB-first; valid 9.5 ns after SCK↑ (CL = 20 pF); tri-state when RDL = low. |
| Pin 15 (OVDD) | Digital I/O Supply | 1.71 V–5.25 V; sets logic thresholds (VIH/VIL = 0.8/0.2 × OVDD); bypass with 0.1 µF ceramic. |
Key Features
| Feature | Design Value |
|---|---|
| Digital Gain Compression (DGC) | Enables single-supply operation of driving amplifiers (e.g., LT6350) by compressing full-scale input to 10%–90% of ±VREF, preserving 18-bit resolution without negative rail. |
| No Cycle Latency | First conversion completes in one sample period (625 ns at 1.6 Msps); eliminates pipeline delay for deterministic real-time control loops. |
| Internal Conversion Clock | Removes need for external clock source or precise timing coordination; simplifies layout and reduces BOM count. |
| Auto Power-Down | Reduces current to ≤0.9 µA between conversions; power dissipation scales linearly with sample rate for energy-constrained applications. |
| Wide Reference Flexibility | VREF range of 2.5 V–5.1 V supports both high-accuracy (e.g., 5.0 V) and low-noise (e.g., 2.5 V) reference topologies. |
| Robust SPI Interface | 1.8 V–5 V logic compatibility and daisy-chain mode allow multi-ADC synchronization without additional glue logic or FPGA resources. |
Applications
| Medical Imaging | High-Speed Data Acquisition |
|---|---|
|
Use Scenario: Digitizing CT/MRI detector outputs requiring >16-bit ENOB and sub-ppm linearity over wide dynamic range. IC Role / Device Role / Timing Role: Primary SAR ADC capturing 1.6 Msps differential sensor data with 101.2 dB SNR and ±2 LSB INL for quantitative image reconstruction. Use Value: DGC enables single-supply front-end amplification (e.g., LT6350), reducing system power and board area versus dual-rail solutions. |
Use Scenario: Real-time spectral analysis in portable spectrum analyzers or vibration monitors with FFT-based processing. IC Role / Device Role / Timing Role: High-throughput ADC feeding FPGA-based FFT engines; zero-latency operation ensures deterministic sample alignment. Use Value: Internal oscillator and no-pipeline architecture eliminate external clock jitter sensitivity and simplify timing closure. |
| Portable Instrumentation | Industrial Process Control |
|
Use Scenario: Battery-powered handheld multimeters or oscilloscopes needing 18-bit resolution and ultra-low standby power. IC Role / Device Role / Timing Role: Precision ADC operating at 1.6 ksps in sleep mode (18 µW), waking on trigger to capture transient events at full speed. Use Value: Auto power-down and scalable power consumption extend battery life without sacrificing peak performance. |
Use Scenario: Closed-loop feedback in PLC analog I/O modules where linearity drift affects control stability over temperature. IC Role / Device Role / Timing Role: High-accuracy ADC with ±2 LSB INL max and guaranteed no missing codes across 0°C–70°C operating range. Use Value: Bipolar zero-scale and full-scale error drift specs (3 mLSB/°C, ±0.05 ppm/°C) ensure calibration stability in unattended industrial environments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed, high-resolution SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7986BCPZ-RL7 | 18-bit, 1 Msps, 100 dB SNR (typ), 2.5 V–5.5 V VDD, SPI-only (no daisy-chain), no DGC. | Lacks DGC and daisy-chain mode; lower throughput limits FFT bin resolution in high-speed analysis. | Select when system uses fixed 5 V supplies and does not require amplifier rail simplification or multi-ADC synchronization. |
| ADS8860IRGET | 16-bit, 1 Msps, 92.5 dB SNR (typ), 2.5 V–3.6 V VDD, no DGC, no daisy-chain, smaller 3 mm × 3 mm QFN. | Lower resolution and SNR; incompatible OVDD range (max 3.6 V) prevents use with 5 V controllers. | Select for cost-sensitive, space-constrained designs where 16-bit resolution suffices and 5 V I/O is not required. |
Compared with AD7986BCPZ-RL7 and ADS8860IRGET, the LTC2379CDE-18#PBF uniquely combines 1.6 Msps throughput, 101.2 dB SNR, DGC, and daisy-chain SPI - making it optimal for systems demanding simultaneous high speed, high fidelity, and simplified analog front-end design.
Availability
LTC2379CDE-18#PBF is available at Aetrix Electronics and suitable for medical imaging, high-speed data acquisition, and portable instrumentation requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for LTC2379CDE-18#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing technologies, serving industrial, automotive, communications, and healthcare markets.
The LTC2379CDE-18#PBF belongs to ADI's precision SAR ADC product line, engineered for applications demanding ultra-low noise, high linearity, and low-power operation in compact form factors - especially where signal integrity and thermal stability are critical.
FAQ
What is the maximum sampling rate of the LTC2379CDE-18#PBF?
The LTC2379CDE-18#PBF achieves a maximum sampling rate of 1.6 Msps with no cycle latency. This is guaranteed across its 0°C to 70°C operating temperature range and supported by internal timing circuitry that eliminates dependency on external clock accuracy or jitter.
Does the LTC2379CDE-18#PBF support daisy-chain configuration?
Yes, the LTC2379CDE-18#PBF supports daisy-chain mode via the CHAIN pin (Pin 1). When CHAIN is high, the RDL/SDI pin functions as serial data input, allowing multiple LTC2379CDE-18#PBF devices to share a single SPI bus with synchronized conversions and cascaded data output.
How does Digital Gain Compression (DGC) work in the LTC2379CDE-18#PBF?
In the LTC2379CDE-18#PBF, DGC is activated by grounding the REF/DGC pin (Pin 8). This digitally remaps the zero-scale code from 0 V to 0.1·VREF and full-scale code from VREF to 0.9·VREF, resulting in an effective input range of 0.1·VREF to 0.9·VREF - enabling single-supply amplifier drive without sacrificing 18-bit resolution.
What package type and thermal characteristics does the LTC2379CDE-18#PBF have?
The LTC2379CDE-18#PBF uses a 16-lead (4 mm × 3 mm) plastic DFN package with exposed thermal pad (Pin 17 = GND). Its thermal resistance is θJA = 40°C/W, and it is rated for operation from 0°C to 70°C (C-grade), with TJMAX = 150°C.
Can the LTC2379CDE-18#PBF operate with a 3.3 V I/O supply?
Yes, the LTC2379CDE-18#PBF supports OVDD from 1.71 V to 5.25 V, including 3.3 V. Its digital inputs (VIH/VIL = 0.8/0.2 × OVDD) and outputs (VOH/VOL) are fully compatible with 3.3 V logic families, enabling direct connection to FPGAs or microcontrollers without level-shifting circuitry.
LTC2379CDE-18#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-WFDFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Number of Bits:
- 18
- Sampling Rate (Per Second):
- 1.6M
- Number of Inputs:
- 1
- Input Type:
- Differential
- Data Interface:
- SPI
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External
- Voltage - Supply, Analog:
- 2.375V ~ 2.625V
- Voltage - Supply, Digital:
- 2.375V ~ 2.625V
- Features:
- -
- Operating Temperature:
- 0°C ~ 70°C
- Supplier Device Package:
- 16-DFN (4x3)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
LTC2379CDE-18#PBF FAQ
1.How can I place an order for LTC2379CDE-18#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC2379CDE-18#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC2379CDE-18#PBF reliable?
The price and inventory of LTC2379CDE-18#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2379CDE-18#PBF is usually 5 days.
3.What payment methods are accepted for LTC2379CDE-18#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2379CDE-18#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC2379CDE-18#PBF?
LTC2379CDE-18#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC2379CDE-18#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC2379CDE-18#PBF?
For technical support, including LTC2379CDE-18#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2379CDE-18#PBF requirements.
6.How does Aetrix verify that LTC2379CDE-18#PBF is sourced from the original manufacturer or authorized distributors?
All LTC2379CDE-18#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2379CDE-18#PBF meets industry standards.
7.What is the process for return or replacement of LTC2379CDE-18#PBF?
All LTC2379CDE-18#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2379CDE-18#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC2379CDE-18#PBF part is unused and in its original packaging.
Return procedure for LTC2379CDE-18#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC2379CDE-18#PBF Tags
-
ADC081C021CIMKX/NOPB
Texas Instruments
-
MCP3021A5T-E/OT
Microchip Technology
-
TLA2024IRUGR
Texas Instruments
-
MCP3221A5T-E/OT
Microchip Technology
-
MCP3221A5T-I/OT
Microchip Technology
-
MCP3221A4T-E/OT
Microchip Technology
-
MCP3221A6T-E/OT
Microchip Technology
-
MCP3221A0T-E/OT
Microchip Technology
-
MCP3221A1T-E/OT
Microchip Technology
-
ADC121S021CIMFX/NOPB
Texas Instruments
-
MCP3001-I/MS
Microchip Technology
-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
