My Inquiry
My Account
Analog Devices Inc. LTC2380CMS-24#PBF
- Part No.:
- LTC2380CMS-24#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 16-TFSOP (0.118", 3.00mm Width)
- Datasheet:
-
LTC2380CMS-24#PBF.pdf
- Description:
- IC ADC 24BIT SAR 16MSOP
- Quantity:
- Payment:
- Shipping:
Inventory:1,002
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2380CMS-24#PBF from Analog Devices (acquired Linear Technology) is a 24-bit, 1.5 Msps/2 Msps successive approximation register (SAR) analog-to-digital converter with integrated real-time digital averaging filter, ±VREF fully differential input (2.5 V to 5.1 V), ±3.5 ppm INL max, and 28 mW power consumption at 2 Msps - deployed in high-precision seismic data acquisition systems requiring ultra-low noise and guaranteed no missing codes.
For engineers reviewing the LTC2380CMS-24#PBF datasheet, LTC2380CMS-24#PBF pinout, LTC2380CMS-24#PBF application, or LTC2380CMS-24#PBF equivalent, key selection considerations include its 16-pin MSOP package, daisy-chain SPI interface supporting 1.8 V–5 V logic, integrated digital gain compression (DGC), 50/60 Hz rejection, and dynamic range scalability from 101 dB (1.5 Msps) to 145 dB (30.5 sps).
Technical Context
The LTC2380CMS-24#PBF implements a charge redistribution capacitor DAC (CDAC) architecture with 24-bit resolution and no missing codes across temperature. Its conversion cycle comprises acquisition (sampling IN+/IN– onto 45 pF internal capacitors) followed by successive approximation against binary-weighted fractions of VREF, delivering 2's complement output data.
Digital filtering operates in real time without configuration registers: averaging 1–65,536 samples dynamically adjusts effective resolution and noise floor, enabling selectable trade-offs between throughput (up to 2 Msps) and dynamic range (up to 145 dB). The REF/DGC pin selects full-scale definition (±VREF vs. 10–90% of ±VREF) for digital gain compression.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 24-bit SAR ADC with guaranteed no missing codes - ensures monotonicity and integrity for precision measurement applications. |
| Sampling Rate | Up to 2 Msps maximum (N ≥ 4); 1.5 Msps typical for full dynamic performance - supports high-speed transient capture while maintaining DC accuracy. |
| INL Error | ±3.5 ppm maximum over temperature - corresponds to <0.00035% full-scale error, critical for calibration-grade instrumentation. |
| Dynamic Range | 101 dB at 1.5 Msps (N = 1); 145 dB at 30.5 sps (N = 65536) - enables simultaneous detection of microvolt-level signals amid large DC offsets. |
| Power Consumption | 28 mW at 2 Msps; <2.5 µW in power-down mode - allows battery-operated or thermally constrained deployments without cooling. |
| Reference Range | VREF = 2.5 V to 5.1 V - supports flexible signal scaling and compatibility with standard precision voltage references. |
| THD | –117 dB typical at fIN = 2 kHz - minimizes harmonic distortion in spectral analysis and medical imaging signal chains. |
Pinout & Package
Package: 16-lead plastic MSOP (4.0 mm × 3.0 mm × 0.85 mm), RoHS-compliant, lead-free finish (#PBF). Exposed pad not present in MSOP variant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CHAIN (1) | Mode selector | High enables daisy-chain SPI mode (RDL/SDI becomes SDI); low enables normal bus-enable mode (RDL/SDI controls SDO tri-state). |
| VDD (2) | Analog supply | 2.5 V ±62.5 mV supply for core ADC; requires 10 µF ceramic bypass to GND for noise immunity. |
| GND (3,6,10,16) | Ground reference | Four dedicated ground pins minimize ground bounce and improve PSRR in high-resolution conversion. |
| IN+, IN– (4,5) | Differential analog inputs | Accept ±VREF fully differential input; modeled as 45 pF switched capacitor + 40 Ω RON during acquisition. |
| REF (7) | Reference input | 2.5 V–5.1 V external reference; decoupled with 47 µF X7R ceramic capacitor (1210 size) for stability. |
| REF/DGC (8) | Reference mode control | Tied to REF disables DGC (full-scale = ±VREF); tied to GND enables DGC (full-scale = ±0.8×VREF). |
| CNV (9) | Conversion trigger | Rising edge initiates acquisition and conversion; powers up device automatically - enables precise timing control. |
| BUSY (11) | Status indicator | Active-high open-drain output signaling conversion in progress; used for hardware handshaking or interrupt generation. |
| RDL/SDI (12) | Bus enable / serial input | In normal mode: low enables SDO output; high places SDO in Hi-Z. In chain mode: functions as serial data input. |
| SCK (13) | Serial clock | Supports up to 100 MHz SCK (10 ns period); rising-edge sampled; compatible with 1.8 V–5 V logic levels via OVDD. |
| SDO (14) | Serial data output | 24-bit 2's complement output, MSB-first; tri-stated when RDL/SDI is high in normal mode. |
| OVDD (15) | I/O supply | 1.71 V–5.25 V digital interface supply; sets logic thresholds; bypassed with 0.1 µF ceramic capacitor. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated digital averaging filter | Real-time averaging of 1–65,536 conversions without registers or firmware overhead - simplifies firmware and eliminates post-processing latency. |
| Digital gain compression (DGC) | Configurable full-scale range (±VREF or ±0.8×VREF) via single REF/DGC pin tie - enables optimized dynamic range for AC-coupled or clipped-signal applications. |
| 50 Hz / 60 Hz rejection | Hardware-level line-frequency interference suppression - eliminates need for external notch filters in industrial or medical environments. |
| Auto power-down between conversions | Reduces current draw to <1 µA during idle periods - extends battery life and lowers thermal load in multi-channel systems. |
| SPI-compatible daisy-chain mode | Enables synchronous readout of multiple LTC2380CMS-24#PBF devices using single SCK/SDO lines - reduces PCB routing complexity and host GPIO count. |
Applications
| Seismology Data Acquisition | Energy Exploration Sensors |
|---|---|
Use Scenario: Digitizing low-amplitude ground motion signals (microseismic events) in borehole arrays under extreme temperature and EMI conditions. IC Role / Device Role / Timing Role: Primary 24-bit SAR ADC capturing broadband analog waveforms with sub-ppm linearity and 145 dB dynamic range at low ODR. Use Value: Enables detection of weak reflections beneath strong primary arrivals due to ultra-low THD (–117 dB) and 50/60 Hz rejection. | Use Scenario: High-channel-count downhole logging tools measuring resistivity, gamma ray, and acoustic impedance in oil/gas wells up to 175°C ambient. IC Role / Device Role / Timing Role: Precision front-end ADC interfacing with low-noise instrumentation amplifiers and anti-aliasing filters in harsh, space-constrained modules. Use Value: Guaranteed operation to 85°C and ±3.5 ppm INL ensure calibration stability across wide thermal gradients without recalibration. |
| Medical CT Detector Modules | High-Speed Industrial Process Control |
Use Scenario: Converting scintillation pulse outputs from photodiode arrays in computed tomography (CT) gantries requiring sub-microvolt sensitivity and radiation tolerance. IC Role / Device Role / Timing Role: Low-power, low-noise digitizer operating at 1.5 Msps with integrated digital filter to suppress quantization noise in photon-counting paths. Use Value: 101 dB SNR and 28 mW power dissipation allow dense channel packing without thermal crosstalk or cooling infrastructure. | Use Scenario: Real-time closed-loop control of laser cutting heads, plasma torches, or robotic welding systems requiring synchronized multi-axis position feedback. IC Role / Device Role / Timing Role: High-speed ADC sampling encoder/resolver analog outputs and current sense signals with deterministic 392 ns conversion time. Use Value: Precise tCONV (343–392 ns) and CNV-triggered timing enable sub-microsecond jitter in servo loop updates. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-resolution SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7626BCPZ-RL7 | 16-bit, 10 Msps, no integrated digital filter, requires external SPI configuration; 3.3 V only OVDD. | Higher speed but lower resolution; lacks real-time averaging and DGC - suited for bandwidth-limited, high-throughput applications. | Select when >2 Msps sampling is required and 16-bit resolution suffices; avoid if 24-bit integrity or 50/60 Hz rejection is mandatory. |
| ADS127L11IPWR | 24-bit delta-sigma ADC, 400 kSPS max, integrated PGA, 1.8 V–3.6 V supply only; no daisy-chain mode. | Lower power (15 mW) but slower; superior 1/f noise performance below 100 Hz - optimized for DC/low-frequency sensor interfaces. | Select for ultra-low-power, low-bandwidth (<200 kHz) applications where oversampling and digital filtering replace external anti-aliasing. |
Compared with AD7626BCPZ-RL7 and ADS127L11IPWR, the LTC2380CMS-24#PBF uniquely combines 24-bit no-missing-codes resolution, 2 Msps throughput, integrated real-time averaging, and daisy-chain capability - making it optimal for multi-channel, medium-to-high-frequency precision acquisition where both speed and depth matter.
Availability
LTC2380CMS-24#PBF is available at Aetrix Electronics and suitable for seismic monitoring systems, downhole energy exploration sensors, medical CT detector modules, and high-speed industrial process control requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for LTC2380CMS-24#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing technologies, serving industrial, automotive, communications, and healthcare markets.
The LTC2380CMS-24#PBF belongs to ADI's Linear Technology legacy high-precision SAR ADC product line, engineered specifically for applications demanding ultra-low noise, guaranteed 24-bit linearity, and flexible digital filtering without firmware overhead.
FAQ
What is the maximum sampling rate supported by the LTC2380CMS-24#PBF?
The LTC2380CMS-24#PBF supports a maximum sampling frequency of 2 Msps when the number of averages (N) is ≥4. At N = 1, the maximum rate is 1.5 Msps. This dual-rate capability allows system designers to trade off speed for enhanced dynamic range - for example, selecting 1.5 Msps for full 101 dB SNR or 2 Msps for higher throughput with slightly reduced noise floor. The conversion time is fixed at 343–392 ns regardless of averaging setting.
Does the LTC2380CMS-24#PBF require external configuration registers or SPI commands to enable its digital averaging filter?
No, the LTC2380CMS-24#PBF does not require external configuration registers or SPI commands to enable its digital averaging filter. Averaging is controlled solely by the number of samples (N = 1 to 65,536) selected via hardware timing - specifically, the interval between consecutive CNV pulses. The filter operates transparently in real time, with no software overhead or register writes needed. This simplifies firmware design and eliminates configuration errors that could compromise measurement integrity in the LTC2380CMS-24#PBF.
How does the REF/DGC pin affect the full-scale range of the LTC2380CMS-24#PBF?
The REF/DGC pin on the LTC2380CMS-24#PBF determines the full-scale definition: when tied to REF, digital gain compression is disabled and full-scale equals ±VREF; when tied to GND, DGC is enabled and full-scale equals ±0.8×VREF (i.e., inputs spanning 10–90% of the ±VREF range map to full digital scale). This feature allows the LTC2380CMS-24#PBF to maintain 24-bit resolution while accommodating AC-coupled or clipped input signals without external attenuation or gain stages.
What package type and pin count does the LTC2380CMS-24#PBF use?
The LTC2380CMS-24#PBF uses a 16-lead plastic MSOP (Mini Small Outline Package) with dimensions 4.0 mm × 3.0 mm × 0.85 mm and RoHS-compliant lead-free finish (#PBF). It has four ground pins (pins 3, 6, 10, 16) to minimize ground impedance and improve noise immunity. Unlike the DFN variant, the MSOP version does not include an exposed thermal pad. The pinout is fully documented in the LTC2380-24 datasheet and matches the functional block diagram for the LTC2380CMS-24#PBF.
Can the LTC2380CMS-24#PBF operate with different I/O voltage levels, and how is this configured?
Yes, the LTC2380CMS-24#PBF supports 1.8 V, 2.5 V, 3.3 V, and 5 V logic levels on its digital interface via the OVDD supply pin (pin 15), which accepts 1.71 V to 5.25 V. Logic thresholds (VIH/VIL) scale proportionally to OVDD (e.g., VIH = 0.8 × OVDD). This allows direct interfacing with diverse host processors and FPGAs without level shifters. The LTC2380CMS-24#PBF's SCK, SDO, RDL/SDI, BUSY, CNV, and CHAIN pins all reference OVDD, ensuring robust signal integrity across mixed-voltage systems.
LTC2380CMS-24#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-TFSOP (0.118", 3.00mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Number of Bits:
- 24
- Sampling Rate (Per Second):
- 2M
- Number of Inputs:
- 1
- Input Type:
- Differential
- Data Interface:
- SPI
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External
- Voltage - Supply, Analog:
- 1.71V ~ 5.25V
- Voltage - Supply, Digital:
- 1.71V ~ 5.25V
- Features:
- -
- Operating Temperature:
- 0°C ~ 70°C
- Supplier Device Package:
- 16-MSOP
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
LTC2380CMS-24#PBF FAQ
1.How can I place an order for LTC2380CMS-24#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC2380CMS-24#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC2380CMS-24#PBF reliable?
The price and inventory of LTC2380CMS-24#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2380CMS-24#PBF is usually 5 days.
3.What payment methods are accepted for LTC2380CMS-24#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2380CMS-24#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC2380CMS-24#PBF?
LTC2380CMS-24#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC2380CMS-24#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC2380CMS-24#PBF?
For technical support, including LTC2380CMS-24#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2380CMS-24#PBF requirements.
6.How does Aetrix verify that LTC2380CMS-24#PBF is sourced from the original manufacturer or authorized distributors?
All LTC2380CMS-24#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2380CMS-24#PBF meets industry standards.
7.What is the process for return or replacement of LTC2380CMS-24#PBF?
All LTC2380CMS-24#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2380CMS-24#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC2380CMS-24#PBF part is unused and in its original packaging.
Return procedure for LTC2380CMS-24#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC2380CMS-24#PBF Tags
-
ADC081C021CIMKX/NOPB
Texas Instruments
-
MCP3021A5T-E/OT
Microchip Technology
-
TLA2024IRUGR
Texas Instruments
-
MCP3221A5T-E/OT
Microchip Technology
-
MCP3221A5T-I/OT
Microchip Technology
-
MCP3221A4T-E/OT
Microchip Technology
-
MCP3221A6T-E/OT
Microchip Technology
-
MCP3221A0T-E/OT
Microchip Technology
-
MCP3221A1T-E/OT
Microchip Technology
-
ADC121S021CIMFX/NOPB
Texas Instruments
-
MCP3001-I/MS
Microchip Technology
-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
