My Inquiry
My Account
Analog Devices Inc. LTC2380IDE-16#PBF
- Part No.:
- LTC2380IDE-16#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 16-WFDFN Exposed Pad
- Datasheet:
-
LTC2380IDE-16#PBF.pdf
- Description:
- IC ADC 16BIT SAR 16DFN
- Quantity:
- Payment:
- Shipping:
Inventory:3,339
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2380IDE-16#PBF from Analog Devices (formerly Linear Technology) is a 16-bit, 2 Msps successive approximation register (SAR) analog-to-digital converter with fully differential ±VREF input, 96.2 dB SNR, ±0.6 LSB INL max, and digital gain compression (DGC) support. It operates from a 2.5 V supply, accepts reference voltages from 2.5 V to 5.1 V, and consumes only 19 mW at full throughput - enabling high-fidelity data acquisition in portable instrumentation and industrial process control.
For engineers reviewing the LTC2380IDE-16#PBF datasheet, LTC2380IDE-16#PBF pinout, LTC2380IDE-16#PBF application, or LTC2380IDE-16#PBF equivalent, key selection considerations include guaranteed 16-bit no-missing-codes operation, daisy-chain SPI interface compatibility, internal conversion clock, -40°C to +85°C temperature range, and DGC-enabled single-supply amplifier drive capability.
Technical Context
The LTC2380IDE-16#PBF implements a charge redistribution SAR architecture with a 16-bit CDAC and differential comparator, sampling input voltage during acquisition and executing binary-weighted comparisons against VREF/2, VREF/4, etc., with no pipeline delay or cycle latency. Its internal oscillator eliminates external clock dependency, and auto power-down reduces current to 0.9 µA between conversions.
Digital gain compression (DGC) remaps zero-scale from 0 V to 0.1·VREF and full-scale from VREF to 0.9·VREF, enabling rail-to-rail input swing on a single 5.5 V amplifier supply while preserving full 16-bit resolution. The device supports 1.8 V–5 V I/O logic via separate OVDD, and features daisy-chain mode via CHAIN and RDL/SDI pins for multi-ADC synchronization.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 16-bit - delivers 65,536 discrete output levels with guaranteed no missing codes across full temperature range. |
| Sampling Rate | 2 Msps - enables real-time capture of signals up to 1 MHz Nyquist bandwidth without undersampling. |
| SNR | 96.2 dB (typ, fIN = 2 kHz, VREF = 5 V) - supports >15.7 effective number of bits (ENOB) for precision measurement systems. |
| INL | ±0.6 LSB (max) - ensures monotonicity and accurate end-point linearity critical for closed-loop control feedback. |
| Power Consumption | 19 mW at 2 Msps - allows battery-powered operation with thermal budget headroom in compact enclosures. |
| Input Range | ±VREF, VREF = 2.5 V to 5.1 V - provides flexible dynamic range scaling without external gain stages. |
| DGC Support | Enabled by grounding REF/DGC pin - shifts usable input span to 0.1·VREF to 0.9·VREF, eliminating need for negative amplifier supply. |
Pinout & Package
Package: 16-lead (4 mm × 3 mm) plastic DFN with exposed pad (Pin 17), rated for –40°C to +85°C operation. Exposed pad must be soldered to PCB ground plane for thermal and electrical performance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (CHAIN) | Chain Mode Selector | High enables daisy-chain SPI mode; low configures RDL/SDI as bus enable for standalone operation. |
| 2 (VDD) | Analog Core Supply | 2.5 V ±62.5 mV supply for ADC core; requires 10 µF ceramic bypass to GND. |
| 4,5 (IN+, IN–) | Differential Analog Inputs | Accept ±VREF fully differential signal; 45 pF input capacitance and 40 Ω switch resistance define acquisition settling behavior. |
| 7 (REF) | Reference Input | External reference voltage (2.5 V–5.1 V); decoupled with 47 µF X5R 0805 capacitor for noise immunity. |
| 8 (REF/DGC) | Reference/Digital Gain Compression Control | Tied to GND enables DGC (0.1·VREF–0.9·VREF input span); tied to REF disables DGC for full ±VREF range. |
| 9 (CNV) | Convert Trigger | Rising edge initiates conversion and powers up ADC; no external timing circuitry required due to internal oscillator. |
| 11 (BUSY) | Conversion Status Indicator | Active-high open-drain output signaling conversion progress; used for timing synchronization in burst-mode acquisition. |
| 12 (RDL/SDI) | Serial Data Enable / Daisy-Chain Input | In normal mode: controls SDO tri-state; in chain mode: receives serial data from upstream ADC. |
| 13 (SCK) | Serial Clock Input | Accepts 100 MHz max clock (10 ns period); defines data shift timing for MSB-first SPI readout. |
| 14 (SDO) | Serial Data Output | 2's complement 16-bit output; driven only when RDL/SDI is low or in chain mode with upstream data ready. |
| 15 (OVDD) | I/O Interface Supply | 1.71 V–5.25 V logic supply; sets VIH/VIL thresholds and powers digital interface independently of VDD. |
| 3,6,10,16,17 (GND) | Ground Terminals | Four dedicated GND pins plus exposed pad (Pin 17) - ensure low-impedance return path for analog, digital, and power domains. |
Key Features
| Feature | Design Value |
|---|---|
| No pipeline delay, no cycle latency | Enables deterministic real-time response for time-critical control loops and trigger-based acquisition. |
| Digital gain compression (DGC) | Eliminates need for dual-supply op amps driving the ADC, reducing BOM count and board area in portable designs. |
| Internal conversion clock | Removes requirement for external high-frequency clock source and associated layout sensitivity and jitter concerns. |
| Auto power-down between conversions | Reduces average power to 19 µW at 2 ksps - extends battery life in intermittent-sampling applications. |
| SPI-compatible daisy-chain mode | Supports synchronized multi-channel sampling with single SCK and CNV lines, simplifying timing in dense sensor arrays. |
| Guaranteed operation to 125°C (H-grade variants) | Validated thermal robustness enables use in under-hood automotive or high-ambient industrial environments. |
Applications
| Medical Imaging Signal Chain | Portable High-Speed Data Logger |
|---|---|
Use Scenario: Digitizing low-noise, wide-dynamic-range analog outputs from ultrasound transducer front-ends or MRI gradient amplifiers. IC Role / Device Role / Timing Role: Primary 16-bit SAR ADC capturing baseband signals at 2 Msps with <96 dB SNR and minimal harmonic distortion. Use Value: Enables high-fidelity image reconstruction by preserving small-signal detail within large-amplitude waveforms without clipping or quantization loss. |
Use Scenario: Battery-powered field recorder acquiring vibration, acoustic, or environmental sensor data over extended deployments. IC Role / Device Role / Timing Role: Low-power, high-accuracy ADC interfacing with MEMS accelerometers and piezoelectric sensors via SPI. Use Value: Delivers 16-bit resolution at 2 Msps while drawing only 19 mW, extending operational runtime and supporting firmware-triggered burst capture. |
| Industrial Process Control Loop | Automated Test Equipment (ATE) |
Use Scenario: Closed-loop monitoring of motor phase currents, pressure transducers, or temperature RTDs in PLC I/O modules. IC Role / Device Role / Timing Role: Precision ADC providing monotonic, no-missing-codes conversion for real-time PID feedback computation. Use Value: ±0.6 LSB INL ensures accurate setpoint tracking and stable control response across temperature and supply variations. |
Use Scenario: High-throughput parametric testing of semiconductor devices requiring fast, repeatable DC and AC measurements. IC Role / Device Role / Timing Role: High-speed digitizer in ATE channel cards, synchronized across multiple units via daisy-chain SPI and shared CNV. Use Value: 2 Msps throughput with zero-latency conversion enables rapid test sequencing and statistical yield analysis without bottlenecking. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7960BCPZ-RL7 | 18-bit, 5 Msps, 2.5 V supply, no DGC, LVDS interface, higher power (39 mW) | Higher resolution and speed but requires LVDS receiver and dual-supply driver; less suitable for single-supply portable systems | Select when ENOB >16.5 bits and system can accommodate LVDS interface and higher thermal load. |
| ADS8860IRGET | 16-bit, 1 Msps, 3 V supply, SPI interface, no DGC, lower power (11 mW), smaller 3 mm × 3 mm VQFN | Lower throughput and no DGC limits use with single-supply amplifiers; better fit for ultra-low-power, space-constrained designs | Select when 1 Msps suffices and board area or quiescent current is more critical than DGC flexibility. |
Compared with AD7960BCPZ-RL7 and ADS8860IRGET, the LTC2380IDE-16#PBF uniquely balances 2 Msps throughput, 96.2 dB SNR, ±0.6 LSB INL, and DGC-enabled single-supply drive - making it optimal for thermally constrained, high-fidelity, medium-speed acquisition where amplifier supply simplification matters.
Availability
LTC2380IDE-16#PBF is available at Aetrix Electronics and suitable for medical imaging signal chains, portable high-speed data loggers, and industrial process control systems requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for LTC2380IDE-16#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing technologies, serving industrial, automotive, communications, and healthcare markets.
The LTC2380-16 family was designed specifically for high-speed, low-power, precision data acquisition in space- and energy-constrained applications - emphasizing SNR, INL stability, and simplified analog front-end integration via features like DGC and internal clocking.
FAQ
What is the operating temperature range for the LTC2380IDE-16#PBF?
The LTC2380IDE-16#PBF is specified for operation from –40°C to +85°C. This industrial-grade temperature range is validated per the Absolute Maximum Ratings and Electrical Characteristics tables in the official datasheet, with all key parameters-including INL, SNR, and power consumption-guaranteed across this span.
Does the LTC2380IDE-16#PBF require an external clock source?
No, the LTC2380IDE-16#PBF integrates an internal oscillator that sets the conversion time, eliminating the need for an external clock. This simplifies system design and avoids jitter-related SNR degradation. External timing is only required for the SPI interface (SCK), which supports up to 100 MHz.
How does digital gain compression (DGC) function in the LTC2380IDE-16#PBF?
In the LTC2380IDE-16#PBF, DGC is enabled by grounding the REF/DGC pin (Pin 8). This digitally remaps the full-scale input range from ±VREF to 0.1·VREF to 0.9·VREF - e.g., 0.5 V to 4.5 V with a 5 V reference - allowing single-supply amplifiers to drive the ADC without negative rails while retaining full 16-bit resolution.
What package type is used for the LTC2380IDE-16#PBF?
The LTC2380IDE-16#PBF uses a 16-lead (4 mm × 3 mm) plastic DFN package with an exposed thermal pad (Pin 17). This package is RoHS-compliant, lead-free, and requires soldering the exposed pad directly to the PCB ground plane for optimal thermal performance and signal integrity.
Can the LTC2380IDE-16#PBF interface with 1.8 V microcontrollers?
Yes, the LTC2380IDE-16#PBF supports 1.8 V logic levels via its independent OVDD supply pin (Pin 15), which accepts 1.71 V to 5.25 V. When OVDD = 1.8 V, VIH and VIL thresholds are scaled to 0.8×OVDD and 0.2×OVDD respectively, ensuring reliable SPI communication with 1.8 V host processors.
LTC2380IDE-16#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-WFDFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Number of Bits:
- 16
- Sampling Rate (Per Second):
- 2M
- Number of Inputs:
- 1
- Input Type:
- Differential
- Data Interface:
- SPI
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External
- Voltage - Supply, Analog:
- 1.71V ~ 5.25V
- Voltage - Supply, Digital:
- 1.71V ~ 5.25V
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 16-DFN (4x3)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
LTC2380IDE-16#PBF FAQ
1.How can I place an order for LTC2380IDE-16#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC2380IDE-16#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC2380IDE-16#PBF reliable?
The price and inventory of LTC2380IDE-16#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2380IDE-16#PBF is usually 5 days.
3.What payment methods are accepted for LTC2380IDE-16#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2380IDE-16#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC2380IDE-16#PBF?
LTC2380IDE-16#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC2380IDE-16#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC2380IDE-16#PBF?
For technical support, including LTC2380IDE-16#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2380IDE-16#PBF requirements.
6.How does Aetrix verify that LTC2380IDE-16#PBF is sourced from the original manufacturer or authorized distributors?
All LTC2380IDE-16#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2380IDE-16#PBF meets industry standards.
7.What is the process for return or replacement of LTC2380IDE-16#PBF?
All LTC2380IDE-16#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2380IDE-16#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC2380IDE-16#PBF part is unused and in its original packaging.
Return procedure for LTC2380IDE-16#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC2380IDE-16#PBF Tags
-
ADC081C021CIMKX/NOPB
Texas Instruments
-
MCP3021A5T-E/OT
Microchip Technology
-
TLA2024IRUGR
Texas Instruments
-
MCP3221A5T-E/OT
Microchip Technology
-
MCP3221A5T-I/OT
Microchip Technology
-
MCP3221A4T-E/OT
Microchip Technology
-
MCP3221A6T-E/OT
Microchip Technology
-
MCP3221A0T-E/OT
Microchip Technology
-
MCP3221A1T-E/OT
Microchip Technology
-
ADC121S021CIMFX/NOPB
Texas Instruments
-
MCP3001-I/MS
Microchip Technology
-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
