My Inquiry
My Account
Analog Devices Inc. LTC2380IDE-24#PBF
- Part No.:
- LTC2380IDE-24#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 16-WFDFN Exposed Pad
- Datasheet:
-
LTC2380IDE-24#PBF.pdf
- Description:
- IC ADC 24BIT SAR 16DFN
- Quantity:
- Payment:
- Shipping:
Inventory:240
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2380IDE-24#PBF from Analog Devices (acquired Linear Technology) is a 24-bit, 2 Msps successive approximation register (SAR) analog-to-digital converter with integrated real-time digital averaging filter, ±3.5 ppm INL max, 101 dB SNR at 1.5 Msps, and fully differential ±VREF input (2.5 V to 5.1 V). It operates from a single 2.5 V supply, consumes 28 mW, and targets high-precision data acquisition in seismic monitoring and medical imaging systems.
For engineers reviewing the LTC2380IDE-24#PBF datasheet, LTC2380IDE-24#PBF pinout, LTC2380IDE-24#PBF application, or LTC2380IDE-24#PBF equivalent, key selection criteria include guaranteed 24-bit no-missing-codes performance, dynamic range scalability from 101 dB to 145 dB via programmable averaging (N = 1 to 65536), SPI-compatible 1.8–5 V I/O with daisy-chain mode, and industrial temperature operation (–40°C to +85°C) in 4 mm × 3 mm DFN package.
Technical Context
The LTC2380IDE-24#PBF implements a charge-redistribution SAR architecture with a 24-bit CDAC and differential comparator, sampling at up to 2 Msps with aperture jitter of 4 ps RMS and –3 dB input linear bandwidth of 34 MHz. Its integrated digital filter performs real-time averaging without configuration registers, supporting seamless N-value selection from 1 to 65536.
It features dual-supply operation: 2.375–2.625 V for analog core (VDD) and 1.71–5.25 V for digital I/O (OVDD), enabling direct interfacing with 1.8 V, 2.5 V, 3.3 V, or 5 V controllers. The REF/DGC pin enables digital gain compression by grounding, shifting full-scale definition from ±VREF to 10–90% of that range.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 24-bit - guarantees no missing codes across full operating temperature range (–40°C to +85°C) |
| Max Sampling Rate | 2 Msps - supports high-speed transient capture with 343 ns conversion time and 500 ns minimum cycle time |
| INL (Max) | ±3.5 ppm - ensures <0.00035% end-point linearity error over full code range at 24 bits |
| Dynamic Range | 101 dB at 1.5 Msps, 145 dB at 30.5 sps - scalable via integrated averaging without external firmware overhead |
| Power Consumption | 28 mW at 2 Msps - includes VDD, OVDD, and reference current; drops to 2.5 µW in power-down mode |
| Reference Range | 2.5 V to 5.1 V - sets LSB size from 0.3 µV (REF = 2.5 V) to 0.6 µV (REF = 5 V) in bipolar 2's complement output |
| Temperature Range | –40°C to +85°C - qualified per industrial-grade specifications with guaranteed INL, SNR, and THD performance |
Pinout & Package
Package: 16-lead (4 mm × 3 mm) plastic DFN with exposed pad (Pin 17), thermally connected to GND. Requires soldering of exposed pad to PCB ground plane for thermal and electrical integrity (θJA = 40°C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CHAIN (1) | Mode selector | Low = normal SPI mode (RDL/SDI = bus enable); high = daisy-chain mode (RDL/SDI = serial data input) |
| VDD (2) | Analog supply | 2.375–2.625 V core supply; bypass with 10 µF ceramic capacitor to GND |
| GND (3,6,10,16) | Ground reference | Four dedicated GND pins minimize ground bounce; exposed pad (Pin 17) must be soldered to PCB ground |
| IN+, IN– (4,5) | Differential analog inputs | Accept ±VREF input range; modeled as 45 pF switched capacitance + 40 Ω on-resistance during acquisition |
| REF (7) | Reference voltage input | 2.5–5.1 V reference source; requires 47 µF X7R ceramic decoupling (1210 size, 10 V rating) |
| REF/DGC (8) | Gain compression control | Tied to REF = standard full-scale; tied to GND = digital gain compression (10–90% of ±VREF) |
| CNV (9) | Convert trigger | Rising edge initiates conversion and powers up ADC; timing-critical (min 20 ns high time) |
| BUSY (11) | Conversion status | High during conversion (343–392 ns), low when result ready on SDO |
| RDL/SDI (12) | Configurable I/O | In normal mode: bus enable (low = SDO active); in chain mode: serial data input from upstream device |
| SCK (13) | Serial clock input | Supports up to 100 MHz clock (10 ns period); rising-edge sampled; compatible with 1.8–5 V logic |
| SDO (14) | Serial data output | 24-bit 2's complement result shifted MSB-first; Hi-Z when RDL/SDI high in normal mode |
| OVDD (15) | Digital I/O supply | 1.71–5.25 V interface supply; bypass with 0.1 µF ceramic capacitor to GND |
Key Features
| Feature | Design Value |
|---|---|
| Integrated digital averaging filter | Real-time averaging of 1–65536 samples with zero configuration overhead-no registers or programming required |
| Dual-supply flexibility | Independent 2.5 V analog core (VDD) and 1.8–5 V digital I/O (OVDD) enables mixed-voltage system integration |
| Digital gain compression (DGC) | REF/DGC pin selects between standard ±VREF full-scale or compressed 10–90% range-improves resolution for small-signal applications |
| Low-power auto power-down | Automatic shutdown between conversions reduces average power at lower sampling rates; 2.5 µW standby current |
| 50/60 Hz rejection | Integrated filtering provides inherent rejection of common AC line interference without external notch filters |
Applications
| Seismology Data Acquisition | Energy Exploration Sensors |
|---|---|
Use Scenario: High-resolution digitization of low-frequency (<100 Hz), low-amplitude ground motion signals from geophone arrays in remote field deployments. IC Role / Device Role / Timing Role: Primary 24-bit SAR ADC capturing microvolt-level differential seismic waveforms with 145 dB dynamic range at 30.5 sps using N = 65536 averaging. Use Value: Enables detection of sub-nanovolt signals buried in thermal noise-critical for early earthquake precursor identification and subsurface layer mapping. | Use Scenario: Downhole logging tools measuring resistivity, acoustic velocity, and gamma radiation in oil/gas wellbores under extreme temperature and vibration. IC Role / Device Role / Timing Role: Precision ADC for conditioning analog outputs from piezoelectric sensors and radiation detectors, operating continuously at –40°C to +85°C. Use Value: Guaranteed no-missing-codes and ±3.5 ppm INL ensure accurate quantization of weak sensor outputs over full temperature range-reducing calibration drift in harsh environments. |
| Medical CT Detector Front-End | High-Speed Industrial Process Control |
Use Scenario: Digitizing scintillation pulse outputs from photodiode arrays in computed tomography (CT) gantries requiring ultra-low noise and high linearity. IC Role / Device Role / Timing Role: 24-bit ADC with 101 dB SNR at 1.5 Msps and –117 dB THD at 2 kHz, directly interfacing with low-noise transimpedance amplifiers. Use Value: Preserves contrast resolution in reconstructed CT images by minimizing harmonic distortion and quantization noise-directly impacting diagnostic accuracy. | Use Scenario: Real-time closed-loop feedback in servo-driven CNC machinery monitoring motor current, position encoder signals, and vibration spectra. IC Role / Device Role / Timing Role: High-speed SAR ADC acquiring synchronized multi-channel analog sensor data at 2 Msps with deterministic 343 ns conversion latency. Use Value: Enables sub-microsecond control loop response times and precise harmonic analysis of mechanical resonance-preventing tool chatter and extending equipment life. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-resolution SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7626BCPZ-RL7 | 16-bit, 10 Msps, no integrated averaging filter; requires external FPGA/DSP for oversampling; ±1.5 ppm INL typical | Higher speed but lower resolution; lacks real-time averaging and DGC; suited for wideband spectral analysis over precision DC measurement | Select when >5 Msps sampling is mandatory and 16-bit resolution suffices; avoid if 24-bit no-missing-codes or 145 dB DR at low sps is required |
| ADS127L11IPWR | 24-bit delta-sigma ADC, 400 kSPS max, integrated PGA and sinc³ filter; ±1.5 ppm INL typical; 125 dB DR at 10 sps | Lower power (15 mW), built-in programmable gain, but slower and not SAR-unsuitable for fast transient capture or low-latency control loops | Select for battery-powered portable instrumentation where ultra-low power and integrated signal conditioning outweigh speed requirements |
Compared with AD7626BCPZ-RL7 and ADS127L11IPWR, the LTC2380IDE-24#PBF uniquely delivers 24-bit no-missing-codes performance at 2 Msps with on-chip averaging that scales dynamic range from 101 dB to 145 dB-enabling both high-speed transient capture and ultra-high-resolution DC measurements in a single device without external processing.
Availability
LTC2380IDE-24#PBF is available at Aetrix Electronics and suitable for seismic monitoring, medical imaging, and industrial process control applications requiring stable component supply, long-term lifecycle support, and guaranteed industrial temperature grade (–40°C to +85°C) performance.
Supply support for LTC2380IDE-24#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing technologies, formed through the acquisition of Linear Technology in 2017.
The LTC2380-24 product line was developed by Linear Technology to address demanding precision data acquisition needs in scientific instrumentation, energy exploration, and medical diagnostics-emphasizing ultra-low noise, guaranteed 24-bit linearity, and flexible digital filtering without configuration complexity.
FAQ
What is the maximum sampling rate supported by the LTC2380IDE-24#PBF?
The LTC2380IDE-24#PBF supports a maximum sampling rate of 2 Msps with N ≥ 4 averages. At N = 1, the maximum output data rate is 1.5 Msps. Conversion time is fixed at 343–392 ns, and minimum inter-conversion time is 500 ns. This allows deterministic timing for real-time control loops and high-speed waveform capture without FIFO buffering.
Does the LTC2380IDE-24#PBF require external configuration registers to use its digital averaging filter?
No, the LTC2380IDE-24#PBF does not require external configuration registers or programming interfaces to use its digital averaging filter. The number of averages (N = 1 to 65536) is set via dedicated control pins (REF/DGC and CNV timing sequence), and filtering is performed entirely in hardware with zero firmware overhead. This simplifies system design and eliminates register read/write timing constraints.
What is the purpose of the REF/DGC pin on the LTC2380IDE-24#PBF?
The REF/DGC pin on the LTC2380IDE-24#PBF selects between two full-scale input ranges: when tied to REF, it enables standard ±VREF differential input range; when tied to GND, it activates digital gain compression (DGC), redefining full-scale as the 10–90% span of ±VREF. This improves effective resolution for small-signal measurements without changing external gain stages.
Can the LTC2380IDE-24#PBF operate with a 1.8 V digital interface supply?
Yes, the LTC2380IDE-24#PBF supports 1.8 V digital I/O via its OVDD pin (1.71–5.25 V range). All digital inputs (CNV, SCK, CHAIN, RDL/SDI) and outputs (SDO, BUSY) are compatible with 1.8 V logic levels when OVDD = 1.8 V, enabling direct connection to low-voltage FPGAs and microcontrollers without level shifters.
Is the exposed thermal pad (Pin 17) on the LTC2380IDE-24#PBF package required to be connected to ground?
Yes, the exposed pad (Pin 17) on the LTC2380IDE-24#PBF's 4 mm × 3 mm DFN package must be soldered to the PCB ground plane. It is internally connected to GND and serves both thermal dissipation (θJA = 40°C/W) and electrical grounding functions. Failure to connect it degrades thermal performance, increases junction temperature, and may cause parametric drift or reliability issues.
LTC2380IDE-24#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-WFDFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Number of Bits:
- 24
- Sampling Rate (Per Second):
- 2M
- Number of Inputs:
- 1
- Input Type:
- Differential
- Data Interface:
- SPI
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External
- Voltage - Supply, Analog:
- 1.71V ~ 5.25V
- Voltage - Supply, Digital:
- 1.71V ~ 5.25V
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 16-DFN (4x3)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
LTC2380IDE-24#PBF FAQ
1.How can I place an order for LTC2380IDE-24#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC2380IDE-24#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC2380IDE-24#PBF reliable?
The price and inventory of LTC2380IDE-24#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2380IDE-24#PBF is usually 5 days.
3.What payment methods are accepted for LTC2380IDE-24#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2380IDE-24#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC2380IDE-24#PBF?
LTC2380IDE-24#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC2380IDE-24#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC2380IDE-24#PBF?
For technical support, including LTC2380IDE-24#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2380IDE-24#PBF requirements.
6.How does Aetrix verify that LTC2380IDE-24#PBF is sourced from the original manufacturer or authorized distributors?
All LTC2380IDE-24#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2380IDE-24#PBF meets industry standards.
7.What is the process for return or replacement of LTC2380IDE-24#PBF?
All LTC2380IDE-24#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2380IDE-24#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC2380IDE-24#PBF part is unused and in its original packaging.
Return procedure for LTC2380IDE-24#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC2380IDE-24#PBF Tags
-
ADC081C021CIMKX/NOPB
Texas Instruments
-
MCP3021A5T-E/OT
Microchip Technology
-
TLA2024IRUGR
Texas Instruments
-
MCP3221A5T-E/OT
Microchip Technology
-
MCP3221A5T-I/OT
Microchip Technology
-
MCP3221A4T-E/OT
Microchip Technology
-
MCP3221A6T-E/OT
Microchip Technology
-
MCP3221A0T-E/OT
Microchip Technology
-
MCP3221A1T-E/OT
Microchip Technology
-
ADC121S021CIMFX/NOPB
Texas Instruments
-
MCP3001-I/MS
Microchip Technology
-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
