Analog Devices Inc. LTC2385IUH-18#PBF
- Part No.:
- LTC2385IUH-18#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 32-WFQFN Exposed Pad
- Datasheet:
-
LTC2385IUH-18#PBF.pdf
- Description:
- IC ADC 18BIT SAR 32QFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,106
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2385IUH-18#PBF from Analog Devices (formerly Linear Technology) is an 18-bit, 5 Msps successive approximation register (SAR) analog-to-digital converter with serial LVDS interface, ±4.096 V differential input range, 95.7 dB SNR at 1 MHz, and –40°C to +85°C industrial temperature rating-designed for high-speed imaging, instrumentation, and control loop acquisition systems.
For engineers reviewing the LTC2385IUH-18#PBF datasheet, LTC2385IUH-18#PBF pinout, LTC2385IUH-18#PBF application, or LTC2385IUH-18#PBF equivalent, key selection criteria include no pipeline latency, guaranteed 18-bit no-missing-codes operation, internal 2.048 V reference with ±20 ppm/°C max drift, 32-pin 5 mm × 5 mm QFN package, and dual-mode LVDS output (one- or two-lane).
Technical Context
The LTC2385IUH-18#PBF implements a true SAR architecture with zero-cycle latency and no pipeline delay, enabling deterministic timing for closed-loop control. Its fully differential input stage supports 200 MHz –3 dB bandwidth and 75 dB CMRR at 1 MHz, while internal 2× reference buffer delivers 4.096 V output with ±0.6 LSB INL contribution.
Conversion is initiated by LVDS or CMOS-compatible CNV+ edge; sampling occurs on rising edge with tAP = 0 ns jitter specification. The serial LVDS interface operates at up to 1 Gbps per lane in two-lane mode, reducing data bus width versus parallel interfaces while maintaining full 5 Msps throughput.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 18-bit, guaranteed no missing codes across full operating range |
| Sampling Rate | 5 Msps maximum-supports Nyquist-sampled signals up to 2.5 MHz input frequency |
| SNR | 95.7 dB (typ) at fIN = 1 MHz-enables >15.6 effective bits in wideband applications |
| INL | ±1.5 LSB (max)-ensures monotonicity and precision in measurement and feedback systems |
| Input Range | ±4.096 V differential (8.192 VP-P)-compatible with standard buffered signal chains |
| Power Dissipation | 78 mW at 5 Msps-low thermal load enables dense PCB layouts without forced cooling |
| Reference | Internal 2.048 V bandgap with ±20 ppm/°C max TC-eliminates external reference for many precision applications |
Pinout & Package
Package: 32-lead (5 mm × 5 mm) plastic QFN (UH), exposed pad (Pin 33) required to be soldered to PCB ground plane. Thermal resistance θJA = 34°C/W.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GND (Pins 1, 4, 10, 21, 26, 29) | Ground reference | Multiple dedicated ground pins minimize ground bounce and improve PSRR |
| IN+, IN– (Pins 2, 3) | Differential analog inputs | Accept ±4.096 V swing with common-mode range centered at 2.048 V; require 180° phase matching |
| REFGND (Pins 5, 6) | Reference ground | Must be shorted together and connected directly to exposed pad for optimal reference stability |
| REFBUF (Pins 7, 8) | 2× reference buffer output | Provides 4.096 V buffered reference; bypass with 10 µF ceramic capacitor to REFGND |
| REFIN (Pin 9) | Internal reference output / external reference input | Delivers 2.048 V nominal; accepts external reference if higher accuracy required |
| VDD (Pins 11, 12) | 5 V analog supply | 4.75 V to 5.25 V range; each pin requires local 0.1 µF + 10 µF decoupling |
| PD (Pin 13) | Power-down enable | Active-low digital input referenced to OVDD; reduces total current to 10 µW in shutdown |
| CLK+, CLK– (Pins 23, 24) | LVDS clock input | Differential clock interface supporting >1 GHz data rates; common-mode range 0.8–1.7 V |
| CNV+, CNV– (Pins 27, 28) | LVDS conversion start | Rising edge on CNV+ initiates sample-and-hold hold mode; CNV– may be tied to GND for CMOS mode |
| DA+, DA– / DB+, DB– (Pins 15–18) | LVDS data outputs | One-lane: DA only active; two-lane: DA carries odd bits, DB carries even bits-reduces interface speed by 2× |
| DCO+, DCO– (Pins 19, 20) | Data clock output | Echoed version of CLK for synchronous data capture; eliminates need for separate clock routing |
Key Features
| Feature | Design Value |
|---|---|
| No pipeline latency | Enables real-time control loop closure with deterministic 94 ns conversion time (tCONV) |
| Serial LVDS interface | Reduces PCB trace count vs parallel ADCs-supports one- or two-lane modes for layout flexibility |
| Internal 2.048 V reference | Eliminates external reference component cost and board space; ±0.25% initial accuracy |
| 32-pin 5 mm × 5 mm QFN | Compact footprint with exposed thermal pad-supports high-density mixed-signal designs |
| Industrial temperature range | –40°C to +85°C operation validated-suitable for embedded instrumentation and factory automation |
Applications
| High-Speed Imaging | Communications Receiver |
|---|---|
Use Scenario: Digitizing fast-ramping CCD or CMOS sensor outputs in medical ultrasound or industrial X-ray systems. IC Role / Device Role / Timing Role: Primary SAR ADC capturing transient analog waveforms with 5 Msps sustained rate and zero-latency response. Use Value: 95.7 dB SNR preserves low-contrast detail; ±1.5 LSB INL ensures accurate pixel intensity mapping across full dynamic range. | Use Scenario: Baseband I/Q sampling in software-defined radio (SDR) front-ends requiring wide instantaneous bandwidth. IC Role / Device Role / Timing Role: Dual-channel (time-interleaved) or single-channel high-fidelity digitizer for IF or direct-RF sampling paths. Use Value: 101 dB SFDR at 1 MHz suppresses adjacent channel interference; 200 MHz –3 dB input bandwidth supports multi-carrier signals. |
| Real-Time Control Loop | Automated Test Equipment |
Use Scenario: Closed-loop position/force feedback in servo drives or power converter current sensing with sub-100 ns timing constraints. IC Role / Device Role / Timing Role: Deterministic acquisition node feeding FPGA-based PID controller with known, fixed tCONV = 94 ns. Use Value: No pipeline delay enables cycle-accurate synchronization; LVDS interface minimizes digital noise coupling into analog section. | Use Scenario: Precision DC/AC parametric testing of semiconductors and passive components in ATE rack systems. IC Role / Device Role / Timing Role: High-linearity digitizer for voltage/current stimulus-response measurement with calibrated reference traceability. Use Value: Guaranteed 18-bit no-missing-codes and ±1.5 LSB INL support <12-bit effective resolution requirements; internal reference simplifies system calibration. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7960BCPZ-RL7 | 18-bit, 5 Msps, SPI interface; no internal reference; requires external 5 V reference and driver | Requires additional reference IC and op-amp; lacks LVDS noise immunity; better for space-constrained SPI-only systems | Select when SPI compatibility, lower BOM count (no LVDS termination), or external reference control is prioritized |
| ADS8860IRGET | 16-bit, 1 Msps, SPI interface; internal 2.5 V reference; 3 mm × 3 mm VQFN | Lower resolution and speed; smaller package; lower power (11 mW); no LVDS | Select for portable or battery-powered instrumentation where 16-bit resolution and 1 Msps suffice |
Compared with AD7960BCPZ-RL7 and ADS8860IRGET, the LTC2385IUH-18#PBF uniquely combines 18-bit resolution, 5 Msps throughput, integrated reference, and LVDS interface in a single 5 mm × 5 mm QFN-making it optimal for noise-sensitive, high-density, real-time acquisition systems where deterministic latency and EMI resilience are critical.
Availability
LTC2385IUH-18#PBF is available at Aetrix Electronics and suitable for high-speed imaging, industrial instrumentation, communications receiver design, and automated test equipment requiring stable component supply across extended temperature ranges.
Supply support for LTC2385IUH-18#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing technologies, serving industrial, automotive, communications, and healthcare markets.
The LTC2385IUH-18#PBF belongs to ADI's high-speed precision SAR ADC product line, engineered for applications demanding both wide dynamic range and deterministic timing-especially where pipeline ADC latency is unacceptable.
FAQ
What is the operating temperature range for the LTC2385IUH-18#PBF?
The LTC2385IUH-18#PBF is rated for industrial operation from –40°C to +85°C, as confirmed by its "I" grade marking and absolute maximum ratings table. This range is validated across all electrical specifications including SNR, INL, and reference stability-making LTC2385IUH-18#PBF suitable for factory-floor instrumentation and outdoor deployed systems without derating.
Does the LTC2385IUH-18#PBF require an external reference?
No, the LTC2385IUH-18#PBF includes a precision internal 2.048 V bandgap reference with ±20 ppm/°C max temperature coefficient and 0.25% initial accuracy. REFBUF provides a buffered 4.096 V output. An external reference may be applied to REFIN only if higher accuracy or different voltage is needed-otherwise, LTC2385IUH-18#PBF operates fully self-contained.
How does the LVDS interface of the LTC2385IUH-18#PBF reduce system noise?
The LTC2385IUH-18#PBF uses differential LVDS signaling (DA+/DA–, DB+/DB–, CLK+/CLK–) with 350 mV typical differential swing and 1.25 V common-mode voltage, providing >60 dB common-mode noise rejection. This allows reliable high-speed data transfer over longer traces or noisy environments-unlike single-ended interfaces-without degrading the 95.7 dB SNR performance of LTC2385IUH-18#PBF.
Can the LTC2385IUH-18#PBF operate with a single-ended CNV signal?
Yes-the LTC2385IUH-18#PBF supports single-ended conversion start: tie CNV– to GND and drive CNV+ with a 2.5 V CMOS signal. The datasheet specifies VIH = 1.7 V and VIL = 0.6 V for this mode. This simplifies timing interface in FPGA- or microcontroller-based systems lacking differential drivers, while preserving full 5 Msps performance and timing specs of LTC2385IUH-18#PBF.
What is the power consumption of the LTC2385IUH-18#PBF in power-down mode?
In power-down mode (PD = low), the LTC2385IUH-18#PBF draws only 10 µW total-comprising 1 µA from VDD and 2 µA from combined VDDL + OVDD supplies. This ultra-low standby power enables rapid wake-up (<1 µs) for burst-mode acquisition, extending battery life in portable instrumentation and reducing idle thermal load in always-on systems using LTC2385IUH-18#PBF.
LTC2385IUH-18#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 32-WFQFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Number of Bits:
- 18
- Sampling Rate (Per Second):
- 5M
- Number of Inputs:
- 1
- Input Type:
- Differential
- Data Interface:
- LVDS - Serial
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 5V
- Voltage - Supply, Digital:
- 2.375V ~ 2.625V
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 32-QFN (5x5)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
LTC2385IUH-18#PBF FAQ
1.How can I place an order for LTC2385IUH-18#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC2385IUH-18#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC2385IUH-18#PBF reliable?
The price and inventory of LTC2385IUH-18#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2385IUH-18#PBF is usually 5 days.
3.What payment methods are accepted for LTC2385IUH-18#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2385IUH-18#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC2385IUH-18#PBF?
LTC2385IUH-18#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC2385IUH-18#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC2385IUH-18#PBF?
For technical support, including LTC2385IUH-18#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2385IUH-18#PBF requirements.
6.How does Aetrix verify that LTC2385IUH-18#PBF is sourced from the original manufacturer or authorized distributors?
All LTC2385IUH-18#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2385IUH-18#PBF meets industry standards.
7.What is the process for return or replacement of LTC2385IUH-18#PBF?
All LTC2385IUH-18#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2385IUH-18#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC2385IUH-18#PBF part is unused and in its original packaging.
Return procedure for LTC2385IUH-18#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC2385IUH-18#PBF Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
