My Inquiry
My Account
Analog Devices Inc. LTC2386CUH-18#PBF
- Part No.:
- LTC2386CUH-18#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 32-WFQFN Exposed Pad
- Datasheet:
-
LTC2386CUH-18#PBF.pdf
- Description:
- IC ADC 18BIT SAR 32QFN
- Quantity:
- Payment:
- Shipping:
Inventory:108
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2386CUH-18#PBF from Analog Devices (formerly Linear Technology) is an 18-bit, 10 Msps successive approximation register (SAR) analog-to-digital converter with serial LVDS interface, ±4.096 V differential input range, ±1.75 LSB max INL, and 95.7 dB SNR at 1 MHz input - designed for high-speed imaging, instrumentation, and closed-loop control systems requiring zero-latency acquisition.
For engineers reviewing the LTC2386CUH-18#PBF datasheet, LTC2386CUH-18#PBF pinout, LTC2386CUH-18#PBF application, or LTC2386CUH-18#PBF equivalent, key selection criteria include guaranteed no-missing-codes operation, internal 2.048 V reference with ±20 ppm/°C max drift, 32-pin 5 mm × 5 mm QFN package, and support for one-lane/two-lane LVDS data output modes.
Technical Context
The LTC2386CUH-18#PBF implements a true SAR architecture with no pipeline delay, enabling deterministic sampling timing critical for real-time control loops. Its conversion cycle completes in 72 ns (typ), with acquisition time defined by tCYC – 50 ns, and supports both single-ended and differential CNV start modes.
It integrates a precision 2× gain reference buffer (4.096 V output), configurable internal/external reference paths (REFIN/REFBUF), and dual-supply operation: 4.75–5.25 V on VDD, 2.375–2.625 V on VDDL and OVDD. The LVDS interface operates with DCO-synchronized data output and supports programmable two-lane mode to halve clock frequency requirements.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 18-bit, guaranteed no missing codes - ensures full dynamic range utilization without code gaps in precision measurement. |
| Sampling Rate | 10 Msps maximum - enables Nyquist sampling of up to 5 MHz input signals for wideband RF and IF digitization. |
| SNR | 95.7 dB (typ) at fIN = 1 MHz - delivers >15.9 effective bits for high-fidelity signal capture in test equipment. |
| INL | ±1.75 LSB (max) - supports accurate DC and low-frequency measurements in calibration-grade instrumentation. |
| Power Dissipation | 97 mW at 10 Msps - achieves high-speed performance with low thermal load in space-constrained PCB layouts. |
| Reference | Internal 2.048 V bandgap reference with ±20 ppm/°C max tempco - eliminates need for external reference in cost-sensitive designs. |
| Differential Input Range | ±4.096 V (8.192 VP-P) - accommodates industrial sensor outputs and amplifier stages without signal scaling. |
Pinout & Package
Package: 32-lead (5 mm × 5 mm) plastic QFN (UH package); exposed pad (Pin 33) must be soldered to PCB ground plane for thermal and electrical performance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GND (Pins 1, 4, 10, 21, 26, 29) | Ground reference | Multiple dedicated analog/digital ground pins reduce noise coupling; requires low-inductance connection to solid ground plane. |
| IN+, IN– (Pins 2, 3) | Differential analog inputs | Accept ±4.096 V differential swing with common-mode range centered at 2.048 V; require matched 180° out-of-phase drive. |
| REFGND (Pins 5, 6) | Reference ground | Must be shorted together and connected directly to exposed pad and reference bypass capacitors to minimize reference noise. |
| REFBUF (Pins 7, 8) | Reference buffer output | Provides 4.096 V buffered reference; can be overdriven with external reference if higher accuracy is required. |
| REFIN (Pin 9) | Internal reference output / external reference input | Outputs 2.048 V internal reference; accepts 2.008–2.088 V external reference for improved stability or accuracy. |
| VDD (Pins 11, 12) | Analog supply | 5 V ±2.5% supply powering core ADC circuitry; requires local 0.1 µF + 10 µF ceramic decoupling. |
| PD (Pin 13) | Power-down enable | Active-low digital input that reduces total current to 10 µA; disables LVDS interface and internal reference buffer. |
| TESTPAT (Pin 14) | LVDS test pattern enable | When high, forces DA/DB outputs into known PRBS pattern for interface validation and signal integrity testing. |
| DA+, DA– (Pins 17, 18) | LVDS data output lane A | Primary serial data output; active in both one-lane and two-lane modes; requires 100 Ω differential termination. |
| DB+, DB– (Pins 15, 16) | LVDS data output lane B | Secondary data lane enabled only when TWOLANES = high; doubles data rate per clock cycle in two-lane mode. |
| DCO+, DCO– (Pins 19, 20) | LVDS data clock output | Echoed version of CLK+ / CLK– used to latch DA/DB data; matches clock phase for reliable source-synchronous capture. |
| OVDD (Pin 22) | LVDS output supply | 2.5 V supply for LVDS drivers; independent from VDDL to isolate digital noise from analog sections. |
| CLK+, CLK– (Pins 23, 24) | LVDS clock input | Differential clock input driving conversion timing; supports 100 MHz minimum frequency for 10 Msps operation. |
| TWOLANES (Pin 25) | Two-lane mode select | High = two-lane LVDS output (9 bits/clock); low = one-lane mode (18 bits/clock); reduces clock frequency requirement by 2×. |
| CNV+, CNV– (Pins 27, 28) | Conversion start input | Differential LVDS input initiating sample-and-hold hold mode; also supports single-ended 2.5 V CMOS with CNV– tied to GND. |
| VDDL (Pins 30, 31) | Digital logic supply | 2.5 V supply for internal logic and LVDS receiver; requires local 0.1 µF + 10 µF decoupling. |
| VCM (Pin 32) | Common-mode output | Provides 2.048 V bias for external driver circuits; optional - bypass to GND with 0.1 µF if used. |
| Exposed Pad (Pin 33) | Thermal & electrical ground | Must be soldered to PCB ground plane using multiple vias; essential for thermal dissipation and noise reduction. |
Key Features
| Feature | Design Value |
|---|---|
| No pipeline latency | Enables real-time feedback in servo control and adaptive filtering where deterministic conversion delay is mandatory. |
| Serial LVDS interface with selectable lane count | Reduces PCB trace count vs parallel interfaces while supporting flexible clocking - one-lane (100 MHz) or two-lane (50 MHz) options. |
| Integrated 2.048 V reference + 2× buffer | Eliminates external reference components in most applications; ±0.25% initial accuracy and ±20 ppm/°C max drift ensure system-level calibration stability. |
| ±4.096 V differential input range | Matches standard industrial signal levels (e.g., ±4 V sensors, op-amp outputs) without attenuation or gain stages, preserving SNR. |
| 97 mW power at 10 Msps with 10 µW power-down | Supports high-density mixed-signal boards with minimal thermal impact; power-down mode enables energy-efficient burst acquisition. |
Applications
| High-Speed Data Acquisition | Imaging Systems |
|---|---|
|
Use Scenario: Digitizing transient waveforms from oscilloscopes, spectrum analyzers, and LCR meters operating at ≥5 MHz bandwidth. IC Role / Device Role / Timing Role: Primary SAR ADC capturing full 18-bit samples at 10 Msps with zero-cycle latency for real-time waveform reconstruction. Use Value: 95.7 dB SNR and ±1.75 LSB INL ensure accurate amplitude and harmonic content measurement across multi-MHz signal bandwidths. |
Use Scenario: Pixel-level analog signal digitization in medical ultrasound receivers and industrial X-ray CT detectors. IC Role / Device Role / Timing Role: High-linearity ADC interfacing with low-noise TIA front-ends; synchronized via LVDS clock for coherent beamforming. Use Value: Differential ±4.096 V input range accommodates wide dynamic range echo signals; LVDS interface minimizes EMI in dense sensor arrays. |
| Communications Test Equipment | Industrial Control Loops |
|
Use Scenario: Baseband I/Q sampling in 5G NR channel emulators and vector signal analyzers requiring >90 dB SFDR. IC Role / Device Role / Timing Role: Dual-channel (time-interleaved) ADC subsystem digitizing complex modulated signals with precise phase alignment. Use Value: 102 dB SFDR at 1 MHz and –101 dB THD enable clean spectral analysis of high-order QAM signals without spurious artifacts. |
Use Scenario: Real-time position/speed feedback in servo drives and robotic joint controllers demanding sub-microsecond loop closure. IC Role / Device Role / Timing Role: Low-latency ADC feeding FPGA-based PID controllers; CNV-triggered acquisition aligned to PWM switching edges. Use Value: No pipeline delay guarantees deterministic 72 ns conversion completion, enabling 10 kHz+ control bandwidths with jitter-free sampling. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7960BCPZ-RL7 | 18-bit, 5 Msps; SPI interface; no integrated reference; requires external 5 V reference and driver. | Lacks LVDS interface and internal reference - demands more board area and design effort for timing-critical systems. | Choose when lower power (35 mW) and SPI simplicity outweigh need for 10 Msps speed and integrated reference. |
| ADS8860IPWR | 16-bit, 1 Msps; SPI interface; internal reference; 1.8 V supply; smaller 20-pin VQFN package. | Lower resolution and speed; lacks LVDS and differential input drive capability - unsuitable for >2 MHz signal bandwidths. | Choose for portable instrumentation where size, power (<15 mW), and cost are prioritized over dynamic range and throughput. |
Compared with AD7960BCPZ-RL7 and ADS8860IPWR, the LTC2386CUH-18#PBF uniquely combines 10 Msps throughput, integrated 2.048 V reference, LVDS serialization, and guaranteed 18-bit linearity - making it optimal for space-constrained, high-fidelity acquisition systems where board-level integration and timing determinism are critical.
Availability
LTC2386CUH-18#PBF is available at Aetrix Electronics and suitable for high-speed data acquisition, medical imaging, communications test equipment, and industrial control loops requiring stable component supply and long-term manufacturability.
Supply support for LTC2386CUH-18#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and healthcare markets.
The LTC2386CUH-18#PBF belongs to ADI's high-speed precision SAR ADC product line, engineered specifically for applications demanding zero-latency, wide dynamic range, and robust serial interface performance in harsh electromagnetic environments.
FAQ
What is the operating temperature range for the LTC2386CUH-18#PBF?
The LTC2386CUH-18#PBF is specified for commercial temperature operation from 0°C to +70°C. This grade is validated across the full range for all key parameters including SNR, INL, and reference stability - ensuring consistent performance in office, lab, and non-extreme industrial environments. The 'C' suffix explicitly denotes this temperature grade.
Does the LTC2386CUH-18#PBF require an external reference?
No, the LTC2386CUH-18#PBF includes a fully integrated 2.048 V bandgap reference with ±20 ppm/°C max temperature coefficient and ±0.25% initial accuracy. It also features a 2× gain reference buffer (REFBUF) delivering 4.096 V. An external reference is optional and only needed when higher absolute accuracy or lower drift is required - in which case it can be applied to REFIN or REFBUF.
How does the LVDS interface of the LTC2386CUH-18#PBF operate in one-lane versus two-lane mode?
In one-lane mode (TWOLANES = low), the LTC2386CUH-18#PBF outputs all 18 bits serially on DA+/DA– at 100 MHz for 10 Msps operation. In two-lane mode (TWOLANES = high), it outputs 9 bits simultaneously on DA+/DA– and DB+/DB– at 50 MHz - halving clock frequency requirements and easing PCB layout while maintaining full throughput. DCO+/- provides a synchronous clock for latching.
What is the significance of "no missing codes" in the LTC2386CUH-18#PBF specification?
"Guaranteed 18-bit no missing codes" means the LTC2386CUH-18#PBF will produce every possible 18-bit output code (0 to 262,143) across its full input range without omissions - a critical assurance for metrology, calibration, and closed-loop control where monotonicity and absolute code fidelity are mandatory. This is verified across temperature and supply variations.
Can the LTC2386CUH-18#PBF be used with single-ended input signals?
The LTC2386CUH-18#PBF is a fully differential-input ADC and does not support true single-ended operation. However, single-ended sources can be converted using an external fully differential amplifier (FDA) to generate the required complementary IN+/IN– signals with proper common-mode bias (2.048 V). Direct single-ended connection violates the input common-mode range and degrades CMRR and distortion performance.
LTC2386CUH-18#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 32-WFQFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Number of Bits:
- 18
- Sampling Rate (Per Second):
- 10M
- Number of Inputs:
- 1
- Input Type:
- Differential
- Data Interface:
- LVDS - Serial
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 2.375V ~ 2.625V, 5V
- Voltage - Supply, Digital:
- 2.375V ~ 2.625V, 5V
- Features:
- -
- Operating Temperature:
- 0°C ~ 70°C
- Supplier Device Package:
- 32-QFN (5x5)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
LTC2386CUH-18#PBF FAQ
1.How can I place an order for LTC2386CUH-18#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC2386CUH-18#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC2386CUH-18#PBF reliable?
The price and inventory of LTC2386CUH-18#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2386CUH-18#PBF is usually 5 days.
3.What payment methods are accepted for LTC2386CUH-18#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2386CUH-18#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC2386CUH-18#PBF?
LTC2386CUH-18#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC2386CUH-18#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC2386CUH-18#PBF?
For technical support, including LTC2386CUH-18#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2386CUH-18#PBF requirements.
6.How does Aetrix verify that LTC2386CUH-18#PBF is sourced from the original manufacturer or authorized distributors?
All LTC2386CUH-18#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2386CUH-18#PBF meets industry standards.
7.What is the process for return or replacement of LTC2386CUH-18#PBF?
All LTC2386CUH-18#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2386CUH-18#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC2386CUH-18#PBF part is unused and in its original packaging.
Return procedure for LTC2386CUH-18#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC2386CUH-18#PBF Tags
-
ADC081C021CIMKX/NOPB
Texas Instruments
-
MCP3021A5T-E/OT
Microchip Technology
-
TLA2024IRUGR
Texas Instruments
-
MCP3221A5T-E/OT
Microchip Technology
-
MCP3221A5T-I/OT
Microchip Technology
-
MCP3221A4T-E/OT
Microchip Technology
-
MCP3221A6T-E/OT
Microchip Technology
-
MCP3221A0T-E/OT
Microchip Technology
-
MCP3221A1T-E/OT
Microchip Technology
-
ADC121S021CIMFX/NOPB
Texas Instruments
-
MCP3001-I/MS
Microchip Technology
-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
