My Inquiry
My Account
Analog Devices Inc. LTC2387CUH-18#PBF
- Part No.:
- LTC2387CUH-18#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 32-WFQFN Exposed Pad
- Datasheet:
-
LTC2387CUH-18#PBF.pdf
- Description:
- IC ADC 18BIT SAR 32QFN
- Quantity:
- Payment:
- Shipping:
Inventory:4,663
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2387CUH-18#PBF from Analog Devices (formerly Linear Technology) is an 18-bit, 15 Msps successive approximation register (SAR) analog-to-digital converter with serial LVDS interface, ±4.096 V differential input range, 95.7 dB SNR (typical at 1 MHz), and no pipeline latency-designed for high-speed imaging, instrumentation, and closed-loop control systems.
For engineers reviewing the LTC2387CUH-18#PBF datasheet, LTC2387CUH-18#PBF pinout, LTC2387CUH-18#PBF application, or LTC2387CUH-18#PBF equivalent, key selection criteria include guaranteed 18-bit no-missing-codes operation, ±3 LSB INL (max), internal 2.048 V reference with ±20 ppm/°C tempco, 32-pin 5 mm × 5 mm QFN package, and support for one- or two-lane LVDS data output modes.
Technical Context
The LTC2387CUH-18#PBF implements a true SAR architecture with zero-cycle latency and no pipeline delay, enabling deterministic timing for real-time control loops. Its sampling phase relies on a switched-capacitor array with 18 pF sample capacitance and 28 Ω switch resistance, while conversion uses binary-weighted voltage comparisons against VREFBUF/2n.
It integrates a precision 2.048 V bandgap reference (±0.25% initial accuracy), a 2× gain reference buffer (4.096 V output), and configurable LVDS I/O with DCO clock echo, supporting both single-ended CNV start and differential LVDS CNV+/CNV– triggering. Power domains are isolated: VDD (5 V analog), VDDL/OVDD (2.5 V digital/LVDS).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 18-bit, guaranteed no missing codes-ensures full dynamic range utilization without code gaps in precision measurement. |
| Sampling Rate | 15 Msps maximum-supports Nyquist input bandwidth up to 7.5 MHz for wideband signal acquisition. |
| SNR / SINAD | 95.7 dB / 95.7 dB (typ, fIN = 1 MHz)-enables >15.9 effective bits for high-fidelity digitization of low-noise analog signals. |
| INL / DNL | ±3 LSB max / ±0.9 LSB max-meets stringent linearity requirements for calibration-critical instrumentation and ATE. |
| Input Range | ±4.096 V differential (8.192 VP-P)-matches standard industrial sensor outputs and allows direct interfacing with ±10 V signal chains via scaling. |
| Power Dissipation | 125 mW at 15 Msps, 10 μW in power-down-enables thermally constrained high-density PCB layouts and battery-aware system design. |
| Reference | Internal 2.048 V reference with ±20 ppm/°C max tempco-eliminates external reference component count while maintaining <±0.15% drift over 0°C to 70°C. |
Pinout & Package
Package: 32-lead (5 mm × 5 mm) plastic QFN (UH package) with exposed thermal pad (Pin 33) soldered to PCB ground plane. Pin pitch: 0.5 mm.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GND (Pins 1, 4, 10, 21, 26, 29) | Analog/Digital Ground Reference | Must connect to solid ground plane; multiple pins reduce impedance and improve noise immunity for mixed-signal operation. |
| IN+, IN– (Pins 2, 3) | Differential Analog Input | Accepts ±4.096 V swing with common-mode range centered at 2.048 V; requires matched 180° out-of-phase drive for optimal CMRR. |
| REFGND (Pins 5, 6) | Reference Ground Return | Shorted together and connected directly to REFIN bypass capacitor and exposed pad-critical for reference stability and low-noise performance. |
| REFBUF (Pins 7, 8) | 4.096 V Reference Buffer Output | Provides buffered 2× gain output of internal reference; bypassed with 10 µF X7R ceramic to REFGND for low-impedance supply. |
| REFIN (Pin 9) | 2.048 V Internal Reference Output / External Reference Input | Delivers internal reference voltage; accepts external 2.048 V source if higher accuracy or lower noise is required. |
| VDD (Pins 11, 12) | 5 V Analog Supply | Supplies core ADC and reference circuitry; requires 0.1 µF + 10 µF ceramic decoupling to GND per pin. |
| PD (Pin 13) | Power-Down Control Input | Active-low signal referenced to OVDD; asserts full shutdown including LVDS drivers, reducing current to 10 µW. |
| CLK+, CLK– (Pins 23, 24) | LVDS Clock Input | Differential clock input (175–650 mV VID) that controls sampling timing and serial data rate; jitter tolerance ≤0.25 ps RMS. |
| DA+, DA– / DB+, DB– (Pins 15–18) | LVDS Data Outputs | One-lane mode: DA only active; two-lane mode: DA carries odd bits, DB carries even bits-reduces interface speed requirement by 2×. |
| DCO+, DCO– (Pins 19, 20) | LVDS Data Clock Output | Echoed version of CLK+/- used to latch LVDS data at receiver-eliminates need for separate clock routing in point-to-point links. |
Key Features
| Feature | Design Value |
|---|---|
| No pipeline latency | Zero-cycle conversion delay enables deterministic sampling for real-time feedback control loops without timing uncertainty. |
| Serial LVDS interface | Reduces pin count vs parallel interfaces and improves noise immunity-supports 15 Msps throughput with only 4 differential pairs (CLK, DCO, DA, DB). |
| Internal 2.048 V reference | Eliminates external reference IC and associated layout complexity while guaranteeing ±0.25% initial accuracy and ±20 ppm/°C max drift. |
| Two-lane LVDS mode | Halves LVDS data rate by outputting two bits per clock edge-relaxes FPGA/ASIC serializer requirements and eases PCB routing density. |
| Low 125 mW power | Enables high-channel-count data acquisition systems without excessive thermal management or power supply derating. |
Applications
| High-Speed Imaging | Automated Test Equipment (ATE) |
|---|---|
Use Scenario: Digitizing fast-rising pulses from CCD/CMOS image sensors or laser time-of-flight detectors operating at multi-MHz pixel rates. IC Role / Device Role / Timing Role: Primary SAR ADC capturing full-frame or line-scan data with deterministic latency and no missing codes across 18-bit dynamic range. Use Value: 95.7 dB SNR and 102 dB SFDR preserve fine image detail and contrast in medical, scientific, and industrial vision systems. | Use Scenario: Precision DC/AC parametric testing of semiconductor devices requiring sub-LSB linearity and repeatable 18-bit measurements across temperature. IC Role / Device Role / Timing Role: High-accuracy digitizer in ATE mainframe or PXI module, synchronized to system clock with zero-latency response to trigger events. Use Value: ±3 LSB INL (max) and guaranteed no-missing-codes ensure traceable metrology-grade results compliant with ISO/IEC 17025. |
| Real-Time Control Loop | Communications Signal Analysis |
Use Scenario: Closed-loop motor control or RF power amplifier envelope tracking where ADC output must feed DSP within fixed cycle budget. IC Role / Device Role / Timing Role: Latency-critical ADC providing immediate conversion result after CNV edge-no FIFO or pipeline staging delays. Use Value: No pipeline delay enables sub-67 ns tCONV and deterministic timing for 15 Msps servo update rates. | Use Scenario: Wideband IF sampling in software-defined radio (SDR) or spectrum analyzers capturing 7.5 MHz Nyquist-band signals with high spurious-free dynamic range. IC Role / Device Role / Timing Role: High-SFDR front-end ADC digitizing baseband or IF signals prior to digital downconversion and demodulation. Use Value: 102 dB SFDR (typ at 1 MHz) suppresses harmonics and intermodulation products critical for adjacent-channel interference rejection. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADS8860IRGET | 16-bit, 1 Msps, SPI interface, no internal reference, 3-V supply only | Lower resolution and speed; suited for portable, low-power data loggers-not for 15 Msps imaging or control. | Select when cost, size, or power are primary constraints and 16-bit/1 Msps suffices. |
| AD9671BBCZ | 14-bit, 125 Msps, JESD204B interface, integrated LNA/VGA/PGA, 1.8-V supply | Higher speed but lower resolution; includes analog front-end-targeted at ultrasound beamforming, not general-purpose precision digitization. | Select for multi-channel medical ultrasound ASIC integration; not drop-in for standalone high-linearity ADC needs. |
Compared with ADS8860IRGET and AD9671BBCZ, the LTC2387CUH-18#PBF uniquely delivers 18-bit resolution at 15 Msps with internal reference and LVDS interface-making it the only option among the three that satisfies simultaneous requirements for high dynamic range, zero-latency timing, and simplified board-level integration in test and measurement systems.
Availability
LTC2387CUH-18#PBF is available at Aetrix Electronics and suitable for high-speed imaging, automated test equipment, and real-time control loop applications requiring stable component supply, long-term production continuity, and guaranteed no-missing-codes performance.
Supply support for LTC2387CUH-18#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing technologies, serving industrial, automotive, communications, and healthcare markets.
The LTC2387CUH-18#PBF belongs to ADI's legacy Linear Technology precision SAR ADC product line, engineered specifically for applications demanding ultra-low distortion, high linearity, and deterministic timing-such as instrumentation, medical imaging, and high-fidelity data acquisition.
FAQ
What is the maximum input frequency supported by the LTC2387CUH-18#PBF?
The LTC2387CUH-18#PBF supports Nyquist sampling up to 7.5 MHz input frequency, as confirmed by its 15 Msps throughput rate and –3 dB input bandwidth of 200 MHz. At 1 MHz input, it achieves 95.7 dB SNR and 102 dB SFDR-key metrics validated in the official datasheet under standard test conditions (VDD = 5 V, REFIN = 2.048 V).
Does the LTC2387CUH-18#PBF require an external reference?
No, the LTC2387CUH-18#PBF includes an internal 2.048 V reference with ±20 ppm/°C max temperature coefficient and a 4.096 V reference buffer output. An external reference is optional-only needed if higher initial accuracy (<±0.05%) or lower noise is required. When using the internal reference, tie REFIN to GND to disable the buffer if REFBUF is unused.
How does the two-lane LVDS mode affect timing and layout for the LTC2387CUH-18#PBF?
In two-lane LVDS mode (enabled by high TWOLANES pin), the LTC2387CUH-18#PBF outputs odd and even bits simultaneously on DA+/DA– and DB+/DB–, halving the LVDS data rate versus one-lane mode. This reduces PCB trace length matching requirements and relaxes FPGA serializer clocking-though it increases pin count usage and requires routing two differential pairs instead of one.
What is the power consumption of the LTC2387CUH-18#PBF in normal and power-down modes?
The LTC2387CUH-18#PBF consumes 125 mW at 15 Msps (IVDD = 6 mA, IVDDL = 31.4 mA, IOVDD = 8.8 mA). In power-down mode (PD = low), total current drops to 10 µW (1 µA on VDD, 2 µA on VDDL + OVDD combined), verified across the 0°C to 70°C operating range per the datasheet's electrical characteristics table.
Can the LTC2387CUH-18#PBF be used with single-ended input signals?
No-the LTC2387CUH-18#PBF is strictly a fully differential input ADC. Its IN+ and IN– pins must be driven 180° out-of-phase with common-mode voltage fixed at VREFBUF/2 (2.048 V ± 0.1 V). Single-ended signals require external differential driver circuitry (e.g., transformer or high-speed op-amp) to meet input common-mode and swing specifications before connecting to the LTC2387CUH-18#PBF.
LTC2387CUH-18#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 32-WFQFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Number of Bits:
- 18
- Sampling Rate (Per Second):
- 15M
- Number of Inputs:
- 1
- Input Type:
- Differential
- Data Interface:
- LVDS - Serial
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- Internal
- Voltage - Supply, Analog:
- 5V
- Voltage - Supply, Digital:
- 2.375V ~ 2.625V
- Features:
- -
- Operating Temperature:
- 0°C ~ 70°C
- Supplier Device Package:
- 32-QFN (5x5)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
LTC2387CUH-18#PBF FAQ
1.How can I place an order for LTC2387CUH-18#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC2387CUH-18#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC2387CUH-18#PBF reliable?
The price and inventory of LTC2387CUH-18#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2387CUH-18#PBF is usually 5 days.
3.What payment methods are accepted for LTC2387CUH-18#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2387CUH-18#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC2387CUH-18#PBF?
LTC2387CUH-18#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC2387CUH-18#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC2387CUH-18#PBF?
For technical support, including LTC2387CUH-18#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2387CUH-18#PBF requirements.
6.How does Aetrix verify that LTC2387CUH-18#PBF is sourced from the original manufacturer or authorized distributors?
All LTC2387CUH-18#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2387CUH-18#PBF meets industry standards.
7.What is the process for return or replacement of LTC2387CUH-18#PBF?
All LTC2387CUH-18#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2387CUH-18#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC2387CUH-18#PBF part is unused and in its original packaging.
Return procedure for LTC2387CUH-18#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC2387CUH-18#PBF Tags
-
ADC081C021CIMKX/NOPB
Texas Instruments
-
MCP3021A5T-E/OT
Microchip Technology
-
TLA2024IRUGR
Texas Instruments
-
MCP3221A5T-E/OT
Microchip Technology
-
MCP3221A5T-I/OT
Microchip Technology
-
MCP3221A4T-E/OT
Microchip Technology
-
MCP3221A6T-E/OT
Microchip Technology
-
MCP3221A0T-E/OT
Microchip Technology
-
MCP3221A1T-E/OT
Microchip Technology
-
ADC121S021CIMFX/NOPB
Texas Instruments
-
MCP3001-I/MS
Microchip Technology
-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
