Analog Devices Inc. LTC2387IUH-16#PBF
- Part No.:
- LTC2387IUH-16#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 32-WFQFN Exposed Pad
- Datasheet:
-
LTC2387IUH-16#PBF.pdf
- Description:
- IC ADC 16BIT SAR 32QFN
- Quantity:
- Payment:

- Shipping:

Inventory:211
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2387IUH-16#PBF from Analog Devices (formerly Linear Technology) is a 16-bit, 15 Msps successive approximation register (SAR) analog-to-digital converter with serial LVDS interface, ±0.8 LSB INL (max), 93.8 dB SNR (typ at 1 MHz), and 8.192 VP-P differential input range. It operates from 5 V and dual 2.5 V supplies, features an internal 2.048 V reference with ±20 ppm/°C tempco, and targets high-speed imaging, instrumentation, and closed-loop control systems requiring no pipeline latency.
For engineers reviewing the LTC2387IUH-16#PBF datasheet, LTC2387IUH-16#PBF pinout, LTC2387IUH-16#PBF application, or LTC2387IUH-16#PBF equivalent, key selection considerations include guaranteed 16-bit no-missing-codes operation, LVDS one/two-lane mode flexibility, Nyquist sampling up to 7.5 MHz, 125 mW power dissipation at full rate, and –40°C to +85°C industrial temperature grade.
Technical Context
The LTC2387IUH-16#PBF implements a true SAR architecture-no pipeline delay, zero cycle latency-enabling deterministic timing for real-time control loops. Its differential input stage accepts ±4.096 V full-scale swing with 200 MHz –3 dB bandwidth and 75 dB CMRR at 1 MHz, supporting high-fidelity signal capture in wide-dynamic-range applications.
Conversion is initiated by LVDS or CMOS-compatible CNV+ edge; data is serialized via LVDS outputs (DA+/DA–, DB+/DB–) with DCO± clock echo. The internal 2× reference buffer delivers 4.096 V (±0.15 LSB FSE) and supports external overdrive, while REFIN provides a buffered 2.048 V output with ±5 ppm/°C typical tempco.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 16-bit, guaranteed no missing codes across full temperature range - ensures monotonicity and precision in measurement-critical systems. |
| Sampling Rate | 15 Msps maximum - enables real-time digitization of signals up to 7.5 MHz (Nyquist), suitable for ultrasound imaging and radar IF sampling. |
| SNR / SINAD | 93.8 dB / 93.2 dB (typ at fIN = 1 MHz) - delivers >15.5 effective bits, critical for high-fidelity instrumentation and spectral analysis. |
| INL / DNL | ±0.8 LSB max INL, ±0.8 LSB max DNL - maintains linearity accuracy under thermal stress (–40°C to +85°C), essential for calibration-sensitive ATE. |
| Power Dissipation | 125 mW at 15 Msps; 10 μW in power-down - balances high-speed performance with thermal manageability in compact PCB layouts. |
| Reference | Internal 2.048 V bandgap (±0.25% initial accuracy, ±20 ppm/°C max) with 4.096 V buffered output - eliminates need for external reference in cost-sensitive designs. |
| Digital Interface | LVDS serial output with selectable one-lane or two-lane mode - reduces PCB routing complexity vs parallel interfaces while maintaining EMI robustness. |
Pinout & Package
Package: 32-lead (5 mm × 5 mm) plastic QFN (UH package) with exposed pad (Pin 33) soldered to PCB ground plane. Thermal resistance θJA = 34°C/W.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GND (Pins 1, 4, 10, 21, 26, 29) | Ground reference | Multiple low-inductance connections to solid ground plane required for noise immunity and thermal conduction. |
| IN+, IN– (Pins 2, 3) | Differential analog inputs | Accept ±4.096 V differential swing centered at 2.048 V common-mode; require matched 180° out-of-phase drive. |
| REFGND (Pins 5, 6) | Reference ground return | Must be shorted together and connected directly to exposed pad and reference bypass capacitor. |
| REFBUF (Pins 7, 8) | 2× reference buffer output | Provides 4.096 V (±0.15 LSB FSE); bypassed with 10 µF X7R ceramic; disable by tying REFIN to GND if unused. |
| REFIN (Pin 9) | Internal reference output / external reference input | Outputs 2.048 V (±5 ppm/°C typ); accepts external 2.008–2.088 V reference for improved accuracy. |
| VDD (Pins 11, 12) | 5 V analog supply | 4.75–5.25 V range; bypassed with 0.1 µF + 10 µF ceramics; powers core analog circuitry including SAR array. |
| PD (Pin 13) | Power-down enable | Active-low digital input (OVDD-referenced); reduces total current to 10 µW when asserted. |
| TESTPAT (Pin 14) | LVDS test pattern enable | For verification of LVDS link integrity; forces known pattern on DA/DB outputs when high. |
| DA+, DA– (Pins 17, 18) | Primary LVDS data output | Carries LSB-aligned 16-bit data in one-lane mode; active in both one- and two-lane configurations. |
| DB+, DB– (Pins 15, 16) | Secondary LVDS data output | Active only in two-lane mode (TWOLANES = high); carries even/odd bit pairs to halve data rate per lane. |
| DCO+, DCO– (Pins 19, 20) | LVDS data clock output | Echoes CLK±; used to latch DA/DB data synchronously at receiver, minimizing skew-induced timing errors. |
| OVDD (Pin 22) | 2.5 V LVDS output supply | 2.375–2.625 V range; powers LVDS drivers; bypassed with 0.1 µF ceramic. |
| CLK+, CLK– (Pins 23, 24) | LVDS master clock input | Drives conversion timing; supports 15 MHz fundamental; requires 175–650 mV differential swing. |
| TWOLANES (Pin 25) | Output mode select | High = two-lane (8-bit words per clock edge); low = one-lane (1-bit per edge); VDDL-referenced logic. |
| CNV+, CNV– (Pins 27, 28) | Differential conversion start | Rising edge on CNV+ initiates acquisition; CNV– may be tied to GND for single-ended CMOS-compatible operation. |
| VDDL (Pins 30, 31) | 2.5 V digital/logic supply | 2.375–2.625 V range; powers control logic, TWOLANES, PD, TESTPAT; bypassed with 0.1 µF + 10 µF ceramics. |
| VCM (Pin 32) | Common-mode output | Supplies 2.048 V bias for external driver stages; bypassed with 0.1 µF ceramic if used. |
| Exposed Pad (Pin 33) | Thermal & electrical ground | Must be soldered to PCB ground plane using multiple thermal vias; critical for thermal performance and EMI suppression. |
Key Features
| Feature | Design Value |
|---|---|
| No pipeline latency | True SAR architecture delivers immediate, deterministic conversion completion - essential for servo control and adaptive filtering where loop timing must be sub-67 ns. |
| LVDS serial interface | Reduces I/O count from 20+ pins (parallel) to 8 LVDS lines (two-lane), easing high-density layout and lowering EMI vs CMOS interfaces. |
| Integrated 2.048 V reference | Eliminates external reference component and associated layout sensitivity; ±20 ppm/°C max drift ensures stability across industrial temperature range. |
| 125 mW @ 15 Msps | Enables high-speed digitization without forced-air cooling in space-constrained enclosures (e.g., portable test equipment, embedded vision modules). |
| –40°C to +85°C operation | Qualified for industrial environments including factory automation, motor drives, and outdoor instrumentation where ambient extremes are routine. |
Applications
| Ultrasound Imaging Front-End | High-Speed Data Acquisition System |
|---|---|
|
Use Scenario: Digitizing RF echo signals from piezoelectric transducers at 10–20 Msps for beamforming and B-mode reconstruction. IC Role / Device Role / Timing Role: Primary ADC capturing time-domain waveforms with <67 ns conversion latency to support real-time envelope detection and Doppler processing. Use Value: 93.8 dB SNR and 102 dB SFDR preserve weak echo amplitudes amid strong near-field reflections; LVDS interface minimizes crosstalk in multi-channel probe cables. |
Use Scenario: Multi-channel voltage/current monitoring in automated test equipment (ATE) racks with synchronized sampling across 8+ channels. IC Role / Device Role / Timing Role: High-precision, time-aligned digitizer enabling simultaneous capture of transient events (e.g., power supply ripple, switching node ringing). Use Value: Guaranteed 16-bit no-missing-codes and ±0.8 LSB INL ensure traceable metrology-grade measurements; two-lane LVDS simplifies synchronization across dense channel arrays. |
| Real-Time Motor Control Loop | Communications Receiver IF Sampling |
|
Use Scenario: Closed-loop field-oriented control (FOC) of PMSM motors requiring sub-microsecond current feedback for torque ripple suppression. IC Role / Device Role / Timing Role: Low-latency current sensing ADC feeding FPGA-based PWM modulator with deterministic 58 ns tCONV. Use Value: Zero-cycle latency enables predictive current compensation; 200 MHz input bandwidth supports accurate capture of fast-switching inverter waveforms. |
Use Scenario: Direct sampling of 2–5 MHz IF signals in software-defined radio (SDR) receivers, replacing analog mixers and filters. IC Role / Device Role / Timing Role: Wide-dynamic-range digitizer handling large interferers while resolving weak adjacent-channel signals. Use Value: 102 dB SFDR at 1 MHz and 93.8 dB SNR suppress spurious tones and quantization noise; differential input rejects common-mode noise from RF front-end stages. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADS8860IRGET | 16-bit, 1 Msps, SPI interface, 3.3 V only, no internal reference - lower speed, simpler interface, higher power per sample. | Suitable for portable battery-powered instruments where throughput ≤1 Msps suffices and board space is constrained. | Select when system clocking simplicity and ultra-low standby power outweigh need for 15 Msps or LVDS noise immunity. |
| AD9265BCPZ-125 | 16-bit, 125 Msps, pipelined architecture, JESD204B interface, 1.8 V supply - higher speed but introduces 10+ cycle latency and higher power (500 mW). | Applicable in broadband spectrum analyzers or radar where sustained high throughput justifies pipeline delay and thermal budget. | Choose only if ≥125 Msps is mandatory and deterministic latency is not required; avoid for control loops or time-critical event capture. |
Compared with ADS8860IRGET and AD9265BCPZ-125, the LTC2387IUH-16#PBF uniquely balances 15 Msps throughput, zero-latency SAR operation, integrated reference, and LVDS EMI resilience - making it optimal for industrial control, portable test gear, and medium-bandwidth communications where timing determinism and design simplicity are prioritized.
Availability
LTC2387IUH-16#PBF is available at Aetrix Electronics and suitable for high-speed imaging, industrial instrumentation, and real-time control loop applications requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for LTC2387IUH-16#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing technologies, serving industrial, automotive, communications, and healthcare markets.
The LTC2387IUH-16#PBF belongs to ADI's high-speed precision SAR ADC product line, engineered specifically for applications demanding both resolution and speed without pipeline latency - such as medical ultrasound, automated test equipment, and servo-driven motion control.
FAQ
What is the operating temperature range of the LTC2387IUH-16#PBF?
The LTC2387IUH-16#PBF is rated for industrial operation from –40°C to +85°C. This is confirmed in the Absolute Maximum Ratings table and Electrical Characteristics section of the datasheet, where all "l"-denoted specifications (including INL, SNR, and reference accuracy) apply across this full range. The "I" grade designation in the part number explicitly indicates this extended temperature capability.
Does the LTC2387IUH-16#PBF require an external reference?
No, the LTC2387IUH-16#PBF includes a precision internal 2.048 V bandgap reference with ±0.25% initial accuracy and ±20 ppm/°C max temperature coefficient. Its buffered 4.096 V output (REFBUF) is fully functional for most applications. An external reference may be applied to REFIN only if higher initial accuracy or lower drift is required - the internal reference remains active unless REFIN is tied to GND to power down the buffer.
How does the LVDS interface of the LTC2387IUH-16#PBF operate in one-lane versus two-lane mode?
In one-lane mode (TWOLANES = low), the LTC2387IUH-16#PBF outputs 16 bits sequentially on DA+/DA– at 15 MHz × 16 = 240 Mbps. In two-lane mode (TWOLANES = high), it outputs 8-bit words on DA+/DA– and DB+/DB– simultaneously at 15 MHz × 8 = 120 Mbps per lane. This halves the required data rate per differential pair, easing PCB routing and reducing jitter sensitivity in high-density layouts.
What is the significance of "no pipeline delay" in the LTC2387IUH-16#PBF?
"No pipeline delay" means the LTC2387IUH-16#PBF uses a pure successive approximation register (SAR) architecture - not a pipelined or sigma-delta converter. Conversion completes deterministically within 58 ns after CNV edge (tCONV), with no queued samples. This enables immediate use of results in time-critical feedback loops, unlike pipelined ADCs that introduce fixed latency (e.g., 10+ clocks), which degrades control loop phase margin.
Can the LTC2387IUH-16#PBF be powered from a single 3.3 V supply?
No. The LTC2387IUH-16#PBF requires three separate supplies: VDD = 4.75–5.25 V (analog core), VDDL = 2.375–2.625 V (digital logic), and OVDD = 2.375–2.625 V (LVDS output drivers). These are not internally regulated - each rail must be supplied externally. Using 3.3 V on VDD violates absolute maximum ratings and will damage the device.
LTC2387IUH-16#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 32-WFQFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Number of Bits:
- 16
- Sampling Rate (Per Second):
- 15M
- Number of Inputs:
- 1
- Input Type:
- Differential
- Data Interface:
- LVDS - Serial
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- Internal
- Voltage - Supply, Analog:
- 5V
- Voltage - Supply, Digital:
- 2.375V ~ 2.625V
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 32-QFN (5x5)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
LTC2387IUH-16#PBF FAQ
1.How can I place an order for LTC2387IUH-16#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC2387IUH-16#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC2387IUH-16#PBF reliable?
The price and inventory of LTC2387IUH-16#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2387IUH-16#PBF is usually 5 days.
3.What payment methods are accepted for LTC2387IUH-16#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2387IUH-16#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC2387IUH-16#PBF?
LTC2387IUH-16#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC2387IUH-16#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC2387IUH-16#PBF?
For technical support, including LTC2387IUH-16#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2387IUH-16#PBF requirements.
6.How does Aetrix verify that LTC2387IUH-16#PBF is sourced from the original manufacturer or authorized distributors?
All LTC2387IUH-16#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2387IUH-16#PBF meets industry standards.
7.What is the process for return or replacement of LTC2387IUH-16#PBF?
All LTC2387IUH-16#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2387IUH-16#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC2387IUH-16#PBF part is unused and in its original packaging.
Return procedure for LTC2387IUH-16#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC2387IUH-16#PBF Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
