My Inquiry
My Account
Analog Devices Inc. LTC2402CMS#PBF
- Part No.:
- LTC2402CMS#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
LTC2402CMS#PBF.pdf
- Description:
- IC ADC 24BIT SIGMA-DELTA 10MSOP
- Quantity:
- Payment:
- Shipping:
Inventory:1,340
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2402CMS#PBF from Analog Devices (formerly Linear Technology) is a 2-channel, 24-bit micropower delta-sigma ADC in MSOP-10 package, featuring no-latency single-cycle settling, 4ppm INL, 0.6ppm RMS noise, and integrated 50/60Hz notch filtering-designed for high-precision bridge sensor digitization in industrial weight scales and strain gauge transducers.
For engineers reviewing the LTC2402CMS#PBF datasheet, LTC2402CMS#PBF pinout, LTC2402CMS#PBF application, or LTC2402CMS#PBF equivalent, key selection criteria include its pseudo-differential input architecture, automatic ping-pong channel switching, extended –12.5% to +112.5% VREF input range, internal oscillator eliminating external timing components, and SPI/MICROWIRE-compatible 3-wire interface with real-time EOC signaling.
Technical Context
The LTC2402CMS#PBF implements a proprietary decimating FIR filter with single-conversion settling, enabling true multiplexed operation without latency or data redundancy. Its digital filter nulls at 50Hz or 60Hz ±2% when FO is tied to VCC or GND, respectively, or at fEOSC/2560 with external clock input.
It performs continuous auto-calibration of offset and full-scale every conversion cycle, ensuring stability over temperature, supply voltage, and time. The device supports both internal SCK output mode (19.2kHz) and external SCK input mode (up to 2MHz), with configurable CS-driven wake-up and data output sequencing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 24-bit with no missing codes-guarantees monotonicity and full dynamic range utilization across all operating conditions. |
| INL | 4ppm of VREF max-enables sub-1µV linearity error with 2.5V reference, critical for precision weigh scale calibration. |
| RMS Noise | 0.6ppm of VREF-translates to ~1.5µV RMS noise with 2.5V reference, supporting 21.5 effective bits at 10sps. |
| Input Range | –12.5% to +112.5% of VREF-accommodates sensor offset, gain drift, and overrange without external clamping or amplification. |
| Supply Current | 200µA in conversion mode, 20µA in sleep-enables battery-powered portable instrumentation with multi-year runtime. |
| Notch Rejection | ≥110dB at 50Hz or 60Hz ±2%-eliminates mains interference without external analog filters or software averaging. |
| Reference Range | 0.1V to VCC-supports low-voltage references for improved INL while maintaining compatibility with standard 2.5V/5V systems. |
Pinout & Package
Package: 10-lead plastic MSOP (MS10), 3mm × 3mm × 0.85mm, exposed pad not electrically connected.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC (1) | Positive supply input | 2.7V–5.5V single supply; requires local 10µF tantalum + 0.1µF ceramic bypass to GND for stable conversion performance. |
| FSSET (2) | Full-scale reference input | Defines upper end of input range (VIN = FSSET → FFFFFH); sets VREF = FSSET – ZSSET with ZSSET. |
| CH1 (3) | Channel 1 analog input | Pseudo-differential input; alternates with CH0 in automatic ping-pong mode; accepts –0.125VREF to 1.125VREF. |
| CH0 (4) | Channel 0 analog input | Pseudo-differential input; primary channel in dual-input operation; same voltage range as CH1. |
| ZSSET (5) | Zero-scale reference input | Defines lower end of input range (VIN = ZSSET → 00000H); enables live-zero configuration and ground sensing. |
| GND (6) | Common ground reference | Single-point analog/digital/reference ground connection; must tie directly to low-impedance ground plane. |
| CS (7) | Active-low chip select | Wakes device from sleep, enables SDO output, and initiates data transfer; falling edge triggers readout sequence. |
| SDO (8) | 3-state serial data output | 32-bit frame (status + 24-bit result + 4 sub-LSBs); EOC bit (bit 31) available real-time during conversion/sleep. |
| SCK (9) | Bidirectional serial clock | Output in internal-clock mode (19.2kHz), input in external-clock mode (≤2MHz); level at power-up determines mode. |
| FO (10) | Frequency control input | Selects 50Hz (FO = VCC), 60Hz (FO = GND), or user-defined notch (FO = external fEOSC, 2.56–307.2kHz). |
Key Features
| Feature | Design Value |
|---|---|
| No-latency delta-sigma architecture | Single-cycle settling eliminates traditional ∆Σ group delay, enabling deterministic timing for real-time multiplexed sensor arrays. |
| Automatic ping-pong channel selection | Hardware-managed alternating conversion between CH0 and CH1 reduces firmware overhead and ensures synchronized sampling. |
| Extended input range (–12.5% to +112.5% VREF) | Eliminates need for external offset/gain adjustment circuitry when interfacing with uncalibrated bridges or RTDs. |
| Integrated 50/60Hz notch filter | Delivers ≥110dB rejection without external passive components or DSP post-processing, simplifying EMI-compliant designs. |
| Per-conversion auto-calibration | Maintains <0.5ppm offset drift and <4ppm full-scale drift over temperature and supply variation-no system-level recalibration required. |
Applications
| Weight Scale Systems | Strain Gauge Transducers |
|---|---|
Use Scenario: High-resolution load cell digitization in commercial and industrial weighing platforms requiring NTEP/EC type approval. IC Role / Device Role / Timing Role: Pseudo-differential bridge digitizer with live-zero support, performing simultaneous zero/full-scale calibration per conversion. Use Value: 24-bit resolution and 4ppm INL enable 1:10,000,000 dynamic range-supporting 0.001% accuracy in 100kg scales with 100g minimum division. | Use Scenario: Static and quasi-static force measurement in structural health monitoring, material testing, and torque sensors. IC Role / Device Role / Timing Role: Low-drift, low-noise ADC capturing microvolt-level Wheatstone bridge outputs under varying thermal and supply conditions. Use Value: 0.6ppm RMS noise and <0.01ppm/°C offset drift ensure stable 0.02% full-scale repeatability over –40°C to +85°C without active temperature compensation. |
| Gas Analyzers | Industrial Process Control |
Use Scenario: Electrochemical and infrared gas concentration detection where ppm-level signal integrity is critical for safety compliance. IC Role / Device Role / Timing Role: Precision front-end digitizer for low-output transducer signals, rejecting 50/60Hz interference in lab and field environments. Use Value: ≥110dB 50/60Hz rejection and extended input range accommodate sensor baseline shifts and amplifier saturation recovery without data loss. | Use Scenario: Analog input modules in PLCs and DCS systems acquiring temperature, pressure, and flow sensor data in noisy factory environments. IC Role / Device Role / Timing Role: Isolated or non-isolated channel digitizer with robust ESD tolerance (±2kV HBM) and wide supply range (2.7–5.5V). Use Value: 20µA sleep current and CS-controlled wake-up enable energy-efficient polling architectures compliant with IEC 61000-4-5 surge immunity requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-precision delta-sigma ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADS124S08IPWR | 24-bit, 4kSPS, integrated PGA and burn-out current sources; requires external crystal; no built-in 50/60Hz notch. | Better suited for multi-sensor systems needing programmable gain and sensor diagnostics; lacks auto-ping-pong and live-zero range. | Select when PGA flexibility and sensor excitation are required; avoid if 50/60Hz rejection without external filtering is mandatory. |
| MAX11206ETX+ | 24-bit, 10SPS, internal oscillator, 105dB 50/60Hz rejection; single-channel only; no extended input range. | Lower power (120µA) but limited to single-ended inputs and fixed 0–VREF range; no CH0/CH1 auto-switching. | Select for ultra-low-power single-channel applications where extended range and dual-channel operation are unnecessary. |
Compared with ADS124S08IPWR and MAX11206ETX+, the LTC2402CMS#PBF uniquely combines dual-channel ping-pong operation, –12.5% to +112.5% VREF range, and hardware-configurable 110dB notch filtering in a 10-pin MSOP-making it optimal for compact, self-calibrating bridge sensor interfaces where layout area and BOM count are constrained.
Availability
LTC2402CMS#PBF is available at Aetrix Electronics and suitable for industrial process control, precision weighing equipment, and gas analyzer design requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for LTC2402CMS#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing technologies, serving industrial, automotive, communications, and healthcare markets.
The LTC2402CMS#PBF belongs to ADI's legacy Linear Technology precision ADC product line, engineered specifically for low-power, high-accuracy sensor digitization in harsh electromagnetic environments-emphasizing ease of use, minimal external components, and intrinsic immunity to mains-frequency interference.
FAQ
What is the maximum recommended reference voltage for the LTC2402CMS#PBF?
The LTC2402CMS#PBF supports reference voltages from 0.1V to VCC. With VCC = 5.5V, the maximum usable VREF is 5.5V; however, INL improves at lower VREF (e.g., 2.5V yields 4ppm vs. 5V yielding up to 15ppm). The device's extended input range remains fully functional across this range, and VREF = FSSET – ZSSET must stay within absolute limits of –0.3V to VCC + 0.3V.
Does the LTC2402CMS#PBF require external passive components for 50Hz/60Hz rejection?
No, the LTC2402CMS#PBF does not require external passive components for 50Hz/60Hz rejection. Its integrated digital filter achieves ≥110dB rejection at 50Hz (FO = VCC) or 60Hz (FO = GND) using the on-chip oscillator. No external crystal, capacitor, or inductor is needed-only proper VCC bypassing (10µF + 0.1µF) is required for stable operation.
How does the LTC2402CMS#PBF handle channel selection between CH0 and CH1?
The LTC2402CMS#PBF performs automatic ping-pong channel selection: conversions alternate between CH0 and CH1 without firmware intervention. Bit 30 of the 32-bit output indicates the active channel (LOW = CH0, HIGH = CH1). This hardware-managed sequencing ensures deterministic timing and eliminates software-induced jitter in dual-sensor applications.
Can the LTC2402CMS#PBF operate with a 3.3V supply and 2.5V reference?
Yes, the LTC2402CMS#PBF operates fully specified from 2.7V to 5.5V. At VCC = 3.3V and VREF = 2.5V (FSSET = 2.5V, ZSSET = 0V), it delivers 4ppm INL, 0.5ppm offset, and 0.6ppm RMS noise. Input range becomes –0.3125V to +2.8125V, well within the –0.3V to 3.6V absolute maximum rating, ensuring robust operation in 3.3V systems.
What is the function of the FO pin on the LTC2402CMS#PBF?
The FO pin on the LTC2402CMS#PBF selects the notch frequency of the digital filter: FO = VCC configures 50Hz ±2% rejection, FO = GND configures 60Hz ±2% rejection, and FO driven by an external clock (2.56–307.2kHz) sets rejection at fEOSC/2560. This pin requires no pull-up/down resistors and directly interfaces to logic or oscillator outputs.
LTC2402CMS#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- microPOWER™
- Package/Case:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Number of Bits:
- 24
- Sampling Rate (Per Second):
- 7.5
- Number of Inputs:
- 2
- Input Type:
- Single Ended
- Data Interface:
- SPI
- Configuration:
- ADC
- Ratio - S/H:ADC:
- -
- Number of A/D Converters:
- 1
- Architecture:
- Sigma-Delta
- Reference Type:
- External
- Voltage - Supply, Analog:
- 2.7V ~ 5.5V
- Voltage - Supply, Digital:
- 2.7V ~ 5.5V
- Features:
- -
- Operating Temperature:
- 0°C ~ 70°C
- Supplier Device Package:
- 10-MSOP
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
LTC2402CMS#PBF FAQ
1.How can I place an order for LTC2402CMS#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC2402CMS#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC2402CMS#PBF reliable?
The price and inventory of LTC2402CMS#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2402CMS#PBF is usually 5 days.
3.What payment methods are accepted for LTC2402CMS#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2402CMS#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC2402CMS#PBF?
LTC2402CMS#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC2402CMS#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC2402CMS#PBF?
For technical support, including LTC2402CMS#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2402CMS#PBF requirements.
6.How does Aetrix verify that LTC2402CMS#PBF is sourced from the original manufacturer or authorized distributors?
All LTC2402CMS#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2402CMS#PBF meets industry standards.
7.What is the process for return or replacement of LTC2402CMS#PBF?
All LTC2402CMS#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2402CMS#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC2402CMS#PBF part is unused and in its original packaging.
Return procedure for LTC2402CMS#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC2402CMS#PBF Tags
-
ADC081C021CIMKX/NOPB
Texas Instruments
-
MCP3021A5T-E/OT
Microchip Technology
-
TLA2024IRUGR
Texas Instruments
-
MCP3221A5T-E/OT
Microchip Technology
-
MCP3221A5T-I/OT
Microchip Technology
-
MCP3221A4T-E/OT
Microchip Technology
-
MCP3221A6T-E/OT
Microchip Technology
-
MCP3221A0T-E/OT
Microchip Technology
-
MCP3221A1T-E/OT
Microchip Technology
-
ADC121S021CIMFX/NOPB
Texas Instruments
-
MCP3001-I/MS
Microchip Technology
-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
