My Inquiry
My Account
Analog Devices Inc. LTC2460CDD#PBF
- Part No.:
- LTC2460CDD#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 12-WFDFN Exposed Pad
- Datasheet:
-
LTC2460CDD#PBF.pdf
- Description:
- IC ADC 16BIT SIGMA-DELTA 12DFN
- Quantity:
- Payment:
- Shipping:
Inventory:1,818
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2460CDD#PBF from Analog Devices (formerly Linear Technology) is a single-ended, 16-bit delta-sigma ADC with integrated 1.25V precision reference, SPI interface, and ultra-low 200nA sleep current. It operates from 2.7V to 5.5V, delivers 60 conversions per second, and features no-latency output for multiplexed sensor monitoring in space-constrained industrial systems.
For engineers reviewing the LTC2460CDD#PBF datasheet, LTC2460CDD#PBF pinout, LTC2460CDD#PBF application, or LTC2460CDD#PBF equivalent, key selection criteria include its 2LSB offset error, ±0.01% gain error, 10ppm/°C max reference drift, 12-lead 3mm × 3mm DFN package, and single-cycle auto-shutdown behavior - all critical for battery-powered instrumentation and embedded data acquisition.
Technical Context
The LTC2460CDD#PBF implements a proprietary input sampling architecture that reduces average input current to 50nA - enabling direct RC filtering without significant error. Its internal oscillator eliminates external timing components, and continuous on-chip offset/fullscale calibration ensures stability across temperature without user intervention.
It uses a fixed 16.6ms conversion time (max 23ms), supports CPOL = 0 or 1 SPI modes, and transitions automatically between CONVERT → NAP → DATA INPUT/OUTPUT states. The reference startup time is 12ms after CS assertion when CREFOUT = CCOMP = 0.1µF, and the device enters <2µA sleep mode only when SLP = 1 and CS is HIGH post-conversion.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 16-bit with no missing codes - guarantees monotonicity and full dynamic range utilization in precision measurement. |
| Reference Voltage | 1.25V ±3mV (1.247V–1.253V) - sets 0V to VREF input range; enables direct single-ended sensing without external reference. |
| Offset Error | 2 LSB max - contributes ≤0.003% of full-scale error at 1.25V range, minimizing zero-point calibration burden. |
| Gain Error | ±0.01% FS - limits full-scale scaling error to under 125µV, supporting high-accuracy analog front-end design. |
| Supply Current | 1.5mA during conversion, 2µA max in sleep - enables multi-year operation on coin-cell batteries in remote sensors. |
| Conversion Rate | 60 conversions per second - provides sufficient sampling for slow-varying physical parameters (e.g., temperature, pressure). |
| Reference Drift | ±2ppm/°C (C-grade) - ensures <±0.25mV drift over 0°C–70°C, critical for uncalibrated long-term deployments. |
Pinout & Package
Package: 12-lead (3mm × 3mm) plastic DFN (DD package) with exposed pad (Pin 13) for PCB ground connection. Thermal resistance θJA = 43°C/W.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| REFOUT (1) | Reference output | Nominally 1.25V; sets ADC full-scale range; requires 0.1µF bypass to GND for noise suppression. |
| COMP (2) | Reference compensation | Stabilizes internal reference; must connect 0.1µF capacitor to GND - value ≥ CREFOUT for stability. |
| CS (3) | Chip select (active low) | Enables SDO output and initiates DATA INPUT/OUTPUT state; HIGH places SDO in high-Z. |
| SDI (4) | Serial data input | 4-bit programming interface (EN1/EN2/SPD/SLP); tied to GND/VCC for simplified 60Hz/30Hz rate selection (LTC2460 only). |
| SCK (5) | Serial clock input | Controls data timing; supports idle-high (CPOL=1) or idle-low (CPOL=0) SPI modes; fSCK ≤ 2MHz. |
| SDO (6) | Serial data output | 3-state output; delivers 16-bit MSB-first result; indicates conversion status (HIGH = in progress, LOW = complete) when SCK=HIGH. |
| GND (7,11) | Ground | Low-impedance return path for analog/digital circuits; exposed pad (Pin 13) must be connected to GND plane. |
| REF– (8) | Negative reference input | Defines zero-input level; typically tied to system ground or sensor ground sense point. |
| IN (9) | Single-ended analog input | Accepts 0V to VREF (0–1.25V) signals; clamped at 0 (under-range) or 65535 (over-range). |
| GND (10) | Input ground reference | Dedicated GND for IN pin; separates input return from power ground to reduce noise coupling. |
| VCC (12) | Positive supply | 2.7V–5.5V operation; requires 10µF + 0.1µF parallel bypassing near pin for stable conversion performance. |
Key Features
| Feature | Design Value |
|---|---|
| No-latency serial output | Each 16-bit result corresponds exactly to the last completed conversion - eliminates filter settling delay in multiplexed sensor systems. |
| Auto shutdown after conversion | Enters NAP mode (50% current reduction) automatically; optional SLEEP mode (<2µA) via SLP bit reduces total system power budget. |
| Integrated 1.25V reference | 2ppm/°C drift (C-grade), 0.1% initial accuracy, and 30nV/√Hz noise density eliminate need for external precision reference ICs. |
| Proprietary input sampling | Average input current of 50nA allows direct use of simple RC filters (e.g., 1kΩ + 0.1µF) with <1LSB added error - simplifies anti-aliasing design. |
| Continuous internal calibration | Per-conversion offset and fullscale correction ensures long-term accuracy without interrupting measurement flow or requiring host software intervention. |
Applications
| Environmental Monitoring | Industrial Process Control |
|---|---|
Use Scenario: Measuring temperature, humidity, or gas concentration in unattended field nodes powered by energy harvesting or coin cells. IC Role / Device Role / Timing Role: Single-ended ADC digitizing conditioned sensor outputs (e.g., thermistor voltage, RTD bridge) with minimal external components. Use Value: 200nA sleep current and integrated reference enable >5-year battery life; 16-bit resolution captures subtle environmental shifts without oversampling. |
Use Scenario: Monitoring pressure, flow, or level in PLC I/O modules where board space and thermal dissipation are constrained. IC Role / Device Role / Timing Role: Precision front-end converter for 4–20mA loop receivers or strain-gauge interfaces in DIN-rail mounted controllers. Use Value: 2LSB offset error and ±0.01% gain error reduce factory calibration effort; DFN package fits dense industrial PCB layouts. |
| Direct Temperature Measurements | Embedded ADC Upgrades |
Use Scenario: Cold-junction compensation or thermocouple linearization in portable test equipment using low-drift analog front ends. IC Role / Device Role / Timing Role: High-accuracy, low-drift ADC capturing millivolt-level thermocouple outputs referenced to local temperature sensor. Use Value: 10ppm/°C max reference drift ensures <±0.5°C error over 0°C–70°C ambient - meets Class 1 thermocouple standards without software compensation. |
Use Scenario: Replacing legacy 12-bit SAR ADCs in existing designs to improve resolution without changing layout or firmware timing. IC Role / Device Role / Timing Role: Pin-compatible upgrade path (same MSOP-12 or DFN footprint) delivering 16-bit performance with identical SPI protocol. Use Value: No latency and single-cycle operation allow drop-in replacement; same CS/SCK/SDO/SDI pinout avoids PCB rework. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit delta-sigma ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADS1115IDGSR | 4-channel, programmable gain amplifier (PGA), I²C interface, 128SPS max, 4.096V reference option | Requires external reference or uses internal 2.048V ref; lacks auto-shutdown below 1µA | Choose for multi-channel, low-voltage I²C systems needing PGA flexibility but accepting higher sleep current (0.15µA vs 0.2µA). |
| MCP3424-E/ST | 4-channel, 18-bit resolution, I²C interface, 3.3V-only supply, ±2ppm/°C reference drift | No SPI support; fixed 3.3V supply excludes 5V industrial buses; higher resolution but slower (15SPS at 18-bit) | Choose for ultra-high-resolution, low-noise applications where I²C compatibility and 18-bit depth outweigh SPI requirement and speed needs. |
Compared with ADS1115IDGSR and MCP3424-E/ST, the LTC2460CDD#PBF offers superior power efficiency in sleep mode, native SPI compatibility for microcontroller integration, and guaranteed no-latency output - making it optimal for resource-constrained, single-channel, battery-operated measurement nodes requiring deterministic timing.
Availability
LTC2460CDD#PBF is available at Aetrix Electronics and suitable for environmental monitoring, industrial process control, and embedded ADC upgrades requiring stable component supply, long-lifecycle assurance, and RoHS-compliant packaging.
Supply support for LTC2460CDD#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing technologies, serving industrial, automotive, communications, and healthcare markets.
The LTC2460CDD#PBF belongs to ADI's ultra-low-power precision delta-sigma ADC family, designed specifically for space- and power-constrained instrumentation where integrated reference accuracy, minimal external components, and deterministic conversion timing are essential.
FAQ
What is the operating temperature range of the LTC2460CDD#PBF?
The LTC2460CDD#PBF is rated for 0°C to 70°C (Commercial grade). This range is confirmed in the "Order Information" table and Absolute Maximum Ratings section of the datasheet. It is distinct from the I-grade variant (LTC2460IDD#PBF), which supports –40°C to 85°C. The C-grade specification ensures guaranteed performance including ±2ppm/°C reference drift and 2LSB offset error across this interval.
Does the LTC2460CDD#PBF require an external crystal or oscillator?
No, the LTC2460CDD#PBF does not require an external crystal or oscillator. It integrates a precision internal oscillator, as explicitly stated in the Features list and Applications Information section. This eliminates external timing components, reduces BOM count, and improves reliability in vibration-prone or space-constrained environments where the LTC2460CDD#PBF is commonly deployed.
How does the LTC2460CDD#PBF achieve 200nA sleep current?
The LTC2460CDD#PBF achieves 200nA sleep current by powering down both the ADC core and the integrated reference when the SLP bit is set and CS is HIGH after conversion. This dual-shutdown mode is detailed in the Converter Operation section and Electrical Characteristics table (ICC Sleep = 0.2µA max). The 200nA figure reflects total quiescent draw - critical for multi-year battery operation in remote sensing nodes using the LTC2460CDD#PBF.
Can the LTC2460CDD#PBF interface directly with a 5V microcontroller SPI bus?
Yes, the LTC2460CDD#PBF supports 2.7V–5.5V supply and has VIH = VCC – 0.3V and VOL = 0.4V (IO = 1.6mA), making it fully compatible with 5V-tolerant SPI buses. Its digital inputs accept 5V logic levels when VCC = 5.5V, and SDO drives cleanly to 0.4V low - verified in the Digital Inputs and Outputs table. This allows direct connection to common 5V MCUs without level-shifting circuitry in industrial control applications using the LTC2460CDD#PBF.
What is the purpose of the COMP pin on the LTC2460CDD#PBF?
COMP (Pin 2) is the internal reference compensation pin. It must be connected to a 0.1µF capacitor to GND to stabilize the 1.25V reference and suppress noise - as specified in the Pin Functions section and Typical Application schematic. The capacitor value must be ≥ CREFOUT (also 0.1µF) to ensure loop stability; violating this causes reference oscillation and invalid ADC results. This passive compensation is essential for achieving the datasheet's 30nV/√Hz noise density and ±2ppm/°C drift spec in the LTC2460CDD#PBF.
LTC2460CDD#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 12-WFDFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Number of Bits:
- 16
- Sampling Rate (Per Second):
- 60
- Number of Inputs:
- 1
- Input Type:
- Single Ended
- Data Interface:
- SPI
- Configuration:
- ADC
- Ratio - S/H:ADC:
- -
- Number of A/D Converters:
- 1
- Architecture:
- Sigma-Delta
- Reference Type:
- Internal
- Voltage - Supply, Analog:
- 2.7V ~ 5.5V
- Voltage - Supply, Digital:
- 2.7V ~ 5.5V
- Features:
- -
- Operating Temperature:
- 0°C ~ 70°C
- Supplier Device Package:
- 12-DFN (3x3)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
LTC2460CDD#PBF FAQ
1.How can I place an order for LTC2460CDD#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC2460CDD#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC2460CDD#PBF reliable?
The price and inventory of LTC2460CDD#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2460CDD#PBF is usually 5 days.
3.What payment methods are accepted for LTC2460CDD#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2460CDD#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC2460CDD#PBF?
LTC2460CDD#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC2460CDD#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC2460CDD#PBF?
For technical support, including LTC2460CDD#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2460CDD#PBF requirements.
6.How does Aetrix verify that LTC2460CDD#PBF is sourced from the original manufacturer or authorized distributors?
All LTC2460CDD#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2460CDD#PBF meets industry standards.
7.What is the process for return or replacement of LTC2460CDD#PBF?
All LTC2460CDD#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2460CDD#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC2460CDD#PBF part is unused and in its original packaging.
Return procedure for LTC2460CDD#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC2460CDD#PBF Tags
-
ADC081C021CIMKX/NOPB
Texas Instruments
-
MCP3021A5T-E/OT
Microchip Technology
-
TLA2024IRUGR
Texas Instruments
-
MCP3221A5T-E/OT
Microchip Technology
-
MCP3221A5T-I/OT
Microchip Technology
-
MCP3221A4T-E/OT
Microchip Technology
-
MCP3221A6T-E/OT
Microchip Technology
-
MCP3221A0T-E/OT
Microchip Technology
-
MCP3221A1T-E/OT
Microchip Technology
-
ADC121S021CIMFX/NOPB
Texas Instruments
-
MCP3001-I/MS
Microchip Technology
-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
