My Inquiry
My Account
Analog Devices Inc. LTC2472CDD#PBF
- Part No.:
- LTC2472CDD#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 12-WFDFN Exposed Pad
- Datasheet:
-
LTC2472CDD#PBF.pdf
- Description:
- IC ADC 16BIT SIGMA-DELTA 12DFN
- Quantity:
- Payment:
- Shipping:
Inventory:893
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2472CDD#PBF from Analog Devices (formerly Linear Technology) is a 16-bit differential ΔΣ analog-to-digital converter with integrated 1.25V precision reference, SPI interface, and selectable 208sps/833sps output rates. It operates from 2.7V to 5.5V, delivers ±1 mV offset error and 0.01% gain error, and targets high-accuracy sensor signal digitization in industrial monitoring systems.
For engineers reviewing the LTC2472CDD#PBF datasheet, LTC2472CDD#PBF pinout, LTC2472CDD#PBF application, or LTC2472CDD#PBF equivalent, key selection criteria include its differential input range (±VREF), 2μA max sleep current, 12-lead 3mm × 3mm DFN package, and guaranteed C-grade temperature range (0°C to 70°C).
Technical Context
The LTC2472CDD#PBF employs a proprietary low-current input sampling scheme that reduces average input current to 50nA-several orders of magnitude lower than conventional delta-sigma ADCs-enabling direct RC filter interfacing without significant error. Its internal oscillator eliminates external timing components, and it supports single-cycle conversion with auto shutdown.
It features a fully differential input architecture (VIN+ and VIN–), accepts ±VREF input range referenced to REF–, and uses a 16-bit serial SPI output with MSB-first format. Conversion settling is latency-free, making it suitable for multiplexed sensor arrays where deterministic timing is critical.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 16-bit-provides 65,536 discrete output codes for high-fidelity sensor digitization. |
| Input Type | Differential (±VREF)-rejects common-mode noise and enables precise measurement of bridge sensors or isolated signals. |
| Reference Output | 1.25V ±3mV (1.247V–1.253V) with ≤2ppm/°C drift-ensures stable full-scale calibration across temperature without external reference. |
| Offset Error | ±1 mV (max)-limits zero-scale error to <0.08% of full scale at VREF = 1.25V. |
| Gain Error | ±0.01% FS-guarantees end-point linearity within 6.5 LSB over temperature. |
| Supply Current | 3.5 mA (typ) during conversion; 2 µA (max) in sleep mode-enables battery-powered or energy-constrained deployments. |
| Output Rate | Selectable 208sps or 833sps-supports trade-off between resolution (higher oversampling ratio at 208sps) and throughput. |
Pinout & Package
Package: 12-lead (3mm × 3mm) plastic DFN with exposed pad (Pin 13), RoHS-compliant, rated for 0°C to 70°C operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| REFOUT (1) | Reference output | Nominally 1.25V reference voltage source; must be decoupled with ≤0.1µF capacitor to GND for stability. |
| COMP (2) | Reference compensation | Connects to 0.1µF capacitor to GND to control reference startup time and transition noise. |
| CS (3) | Chip select (active-low) | Enables SDO output and initiates DATA INPUT/OUTPUT state; rising edge aborts transfer and starts new conversion. |
| SDI (4) | Serial data input | Accepts 4-bit programming word (EN1, EN2, SPD, SLP) to configure output rate and sleep mode. |
| SCK (5) | Serial clock input | Drives SPI timing; supports CPOL = 0 or 1; falling edge clocks out data on SDO. |
| SDO (6) | Serial data output | 3-state output delivering 16-bit MSB-first result; high-impedance when CS is high. |
| GND (7, 11, 13) | Ground terminals | Multiple low-impedance ground connections-including exposed thermal pad-required for noise immunity and thermal performance. |
| REF– (8) | Negative reference input | Sets zero-input level; typically tied to system ground or remote sensor ground sense point. |
| IN+ (9) | Positive differential input | Accepts high-side signal of differential pair; input leakage <±1 nA ensures minimal loading on high-Z sources. |
| IN– (10) | Negative differential input | Accepts low-side signal; matched input capacitance (0.35pF) and negligible IN+/IN– leakage preserve CMRR. |
| VCC (12) | Positive supply | 2.7V–5.5V operation; requires local 10µF + 0.1µF bypassing to minimize supply-induced errors. |
Key Features
| Feature | Design Value |
|---|---|
| No-latency conversion | Single-cycle operation with deterministic 4ms (208sps) or 1ms (833sps) conversion time-no filter settling delay or redundant outputs. |
| Ultra-low input current | Average sampling current of 50nA enables direct connection to RC filters (e.g., 1kΩ/0.1µF) with <1 LSB added error. |
| Integrated reference | 1.25V reference with 2ppm/°C max drift and 0.1% initial accuracy eliminates need for external reference and associated layout complexity. |
| Configurable power modes | Software-selectable nap (ADC off, reference on) or sleep (ADC + reference off) modes reduce supply current from 3.5mA to 2µA max. |
| Self-contained timing | On-chip oscillator removes requirement for external crystal or clock source-reducing BOM count and board area. |
Applications
| Industrial Process Monitoring | Environmental Sensor Interface |
|---|---|
Use Scenario: Digitizing outputs from strain-gauge load cells and RTD-based temperature transmitters in factory automation PLC modules. IC Role / Device Role / Timing Role: Differential ADC capturing ratiometric bridge measurements with inherent common-mode rejection and no latency for real-time loop control. Use Value: 16-bit resolution and ±1 mV offset error enable sub-0.1% full-scale accuracy without calibration, reducing firmware overhead and field service costs. |
Use Scenario: Reading low-level analog outputs from gas concentration sensors (e.g., electrochemical CO detectors) in HVAC air quality units. IC Role / Device Role / Timing Role: High-impedance-tolerant ADC with 50nA input current minimizing signal attenuation through long PCB traces or sensor cables. Use Value: Integrated 1.25V reference with 2ppm/°C drift maintains calibration integrity across 0°C–70°C ambient, eliminating periodic recalibration. |
| Direct Temperature Measurement | Embedded ADC Upgrade |
Use Scenario: Converting thermocouple or thermistor voltages in portable handheld test equipment with battery life constraints. IC Role / Device Role / Timing Role: Low-power ADC entering 2µA sleep mode between readings while retaining reference startup readiness via COMP/REFOUT capacitor network. Use Value: Sleep current spec of 2µA max extends battery life by >10× versus legacy 12-bit ADCs, enabling multi-year operation on coin-cell batteries. |
Use Scenario: Replacing aging 12-bit SAR ADCs in legacy industrial controllers to improve resolution without redesigning PCB layout or firmware drivers. IC Role / Device Role / Timing Role: Pin-compatible upgrade path (12-lead DFN) with identical SPI protocol and registerless configuration-no driver changes required. Use Value: 16-bit resolution and built-in reference eliminate external components, reducing total solution size by 30% and improving long-term stability. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar delta-sigma ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADS1115IDGSR | 16-bit, I²C interface, no integrated reference (requires external 2.048V ref), 860sps max, 150µA active current | Lower integration; requires external reference and level-shifting for 5V systems; suited for space-constrained I²C bus designs | Choose ADS1115IDGSR only if I²C is mandatory and board area is more critical than power or reference stability. |
| LTC2471CDD#PBF | Same package and pinout; single-ended input (0V to VREF), identical reference and timing specs, same power modes | Cannot measure differential signals or reject common-mode noise; limited to unipolar sensor interfaces like potentiometers or single-supply transducers | Choose LTC2471CDD#PBF only when input is inherently single-ended and cost-sensitive design avoids differential routing. |
Compared with ADS1115IDGSR and LTC2471CDD#PBF, the LTC2472CDD#PBF uniquely combines differential input capability, integrated low-drift reference, SPI interface, and ultra-low sleep current in a compact DFN-making it optimal for high-accuracy, low-power, noise-immune industrial sensing where signal integrity and calibration stability are paramount.
Availability
LTC2472CDD#PBF is available at Aetrix Electronics and suitable for industrial process control, environmental monitoring, and embedded instrumentation requiring stable component supply, long-lifecycle support, and guaranteed C-grade temperature compliance.
Supply support for LTC2472CDD#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices acquired Linear Technology in 2017 and maintains full product support, documentation, and manufacturing continuity for the LTC portfolio.
The LTC2470/LTC2472 family was designed for high-precision, low-power sensor digitization in space- and energy-constrained industrial and instrumentation systems-emphasizing integrated reference stability, differential input fidelity, and seamless SPI interoperability.
FAQ
What is the operating temperature range for the LTC2472CDD#PBF?
The LTC2472CDD#PBF is specified for the commercial temperature range of 0°C to 70°C, as indicated by the "C" grade suffix. This rating applies across all electrical specifications including offset error (±1 mV), gain error (±0.01% FS), and reference drift (≤2 ppm/°C). The device uses a 12-lead DFN package with exposed pad optimized for thermal dissipation within this range.
Does the LTC2472CDD#PBF require an external clock source?
No, the LTC2472CDD#PBF does not require an external clock source. It includes a fully integrated oscillator that drives the delta-sigma modulator and digital filter, enabling autonomous operation with only SPI communication required. This eliminates timing component count, board area, and potential clock jitter issues-confirmed in the datasheet's "Internal Oscillator-No External Components Required" feature list.
How is the output data formatted from the LTC2472CDD#PBF?
The LTC2472CDD#PBF outputs a 16-bit direct binary code in MSB-first order via the SDO pin, synchronized to the SCK falling edge. For differential input, the code equals 32768 × (VIN+ – VIN–)/VREF + 32768, where D15 is the sign bit (1 = VIN+ ≥ VIN–). The output has no latency-each 16-bit word corresponds precisely to the most recently completed conversion, as verified in the "No Latency ∆∑" trademarked architecture description.
Can the LTC2472CDD#PBF operate from a 3.3V supply?
Yes, the LTC2472CDD#PBF operates over a supply range of 2.7V to 5.5V, fully supporting 3.3V nominal systems. At VCC = 3.3V, the reference output remains tightly regulated at 1.25V (±3mV), and all timing parameters-including SCK frequency (up to 2MHz) and conversion times (4ms/1ms)-are maintained. Power supply rejection is 80dB DC, ensuring robustness against 3.3V rail noise.
What is the maximum sleep current specification for the LTC2472CDD#PBF?
The maximum sleep current for the LTC2472CDD#PBF is 2 µA, measured when both the ADC and integrated reference are powered down (SLP = 1) and CS is high. This value is guaranteed over the full 0°C to 70°C temperature range and represents the lowest quiescent state-critical for battery-operated sensor nodes. Typical sleep current is lower, but design margins must use the 2 µA max spec.
LTC2472CDD#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 12-WFDFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Number of Bits:
- 16
- Sampling Rate (Per Second):
- 833
- Number of Inputs:
- 1
- Input Type:
- Differential
- Data Interface:
- SPI
- Configuration:
- ADC
- Ratio - S/H:ADC:
- -
- Number of A/D Converters:
- 1
- Architecture:
- Sigma-Delta
- Reference Type:
- Internal
- Voltage - Supply, Analog:
- 2.7V ~ 5.5V
- Voltage - Supply, Digital:
- 2.7V ~ 5.5V
- Features:
- -
- Operating Temperature:
- 0°C ~ 70°C
- Supplier Device Package:
- 12-DFN (3x3)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
LTC2472CDD#PBF FAQ
1.How can I place an order for LTC2472CDD#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC2472CDD#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC2472CDD#PBF reliable?
The price and inventory of LTC2472CDD#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2472CDD#PBF is usually 5 days.
3.What payment methods are accepted for LTC2472CDD#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2472CDD#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC2472CDD#PBF?
LTC2472CDD#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC2472CDD#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC2472CDD#PBF?
For technical support, including LTC2472CDD#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2472CDD#PBF requirements.
6.How does Aetrix verify that LTC2472CDD#PBF is sourced from the original manufacturer or authorized distributors?
All LTC2472CDD#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2472CDD#PBF meets industry standards.
7.What is the process for return or replacement of LTC2472CDD#PBF?
All LTC2472CDD#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2472CDD#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC2472CDD#PBF part is unused and in its original packaging.
Return procedure for LTC2472CDD#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC2472CDD#PBF Tags
-
ADC081C021CIMKX/NOPB
Texas Instruments
-
MCP3021A5T-E/OT
Microchip Technology
-
TLA2024IRUGR
Texas Instruments
-
MCP3221A5T-E/OT
Microchip Technology
-
MCP3221A5T-I/OT
Microchip Technology
-
MCP3221A4T-E/OT
Microchip Technology
-
MCP3221A6T-E/OT
Microchip Technology
-
MCP3221A0T-E/OT
Microchip Technology
-
MCP3221A1T-E/OT
Microchip Technology
-
ADC121S021CIMFX/NOPB
Texas Instruments
-
MCP3001-I/MS
Microchip Technology
-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
