Analog Devices Inc. LTC2900-1IMS#TR
- Part No.:
- LTC2900-1IMS#TR
- Manufacturer:
- Analog Devices Inc.
- Category:
- Supervisors
- Package:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
LTC2900-1IMS#TR.pdf
- Description:
- IC MONITOR SUPPLY QUAD 10-MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,791
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2900-1IMS#TR from Analog Devices (formerly Linear Technology) is a programmable quad supply monitor IC with open-drain RST output, simultaneously monitoring up to four voltage rails (e.g., 5V, 3.3V, 2.5V, 1.8V) with ±1.5% threshold accuracy over temperature, 43µA typical supply current, and adjustable reset timeout via external capacitor. It is used in multivoltage systems requiring reliable power-on reset and brownout detection.
For engineers reviewing the LTC2900-1IMS#TR datasheet, LTC2900-1IMS#TR pinout, LTC2900-1IMS#TR application, or LTC2900-1IMS#TR equivalent, key selection criteria include its 10-lead MSOP package, open-drain RST output with V2-referenced weak pull-up, manual reset input (PBR), guaranteed RST assertion down to VCC = 1V, and support for ±adjustable thresholds on V3/V4 inputs.
Technical Context
The LTC2900-1IMS#TR implements four independent high-accuracy comparators referenced to a buffered 1.210V internal bandgap, with threshold selection via a resistor divider on VPG pin enabling 16 preset combinations. Its architecture guarantees glitch immunity and correct RST state during power-up/down transitions.
Reset timing is controlled by an external capacitor on CRT pin (4.6ms/nF scaling), while the manual reset path (PBR) triggers a full reset pulse with programmed duration. The open-drain RST output is pulled low when any monitored rail falls below its threshold and remains asserted for the programmed delay after all rails recover.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Current | 43µA typical - enables use in battery-powered and ultra-low-power systems without compromising monitoring fidelity. |
| Threshold Accuracy | ±1.5% over temperature - ensures reliable reset assertion across industrial operating range (–40°C to 85°C). |
| Minimum Operating VCC | 1V - guarantees valid RST logic state even during deep brownout conditions before full system power-up. |
| RST Output Type | Open-drain with weak internal pull-up to V2 - allows flexible level-shifting and wired-OR reset bus configurations. |
| Reset Timeout Range | 50µs to >1s (via CRT capacitor) - supports microcontroller boot timing, FPGA configuration, and complex power sequencing. |
| Voltage Inputs | V1/V2/V3/V4 - configurable to monitor 5V/3.3V/3V/2.5V/1.8V/1.5V or ±adjustable thresholds using external dividers. |
| Package | 10-lead MSOP (3mm × 3mm footprint) - provides compact layout for space-constrained multivoltage PCBs. |
Pinout & Package
Package: 10-lead MSOP (plastic, 3mm × 3mm body, 0.5mm pitch). Pin 1 marked with dot; exposed pad not electrically connected.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| V3 | Voltage Input 3 | Monitors third rail (e.g., 2.5V, 1.8V, 1.5V or ADJ/–ADJ mode); high-impedance input for precision divider interface. |
| V1 | Voltage Input 1 | Primary rail input (5V or 3.3V); also contributes to internal VCC (greater of V1/V2 defines supply). |
| CRT | Reset Timer Capacitor | Connects to GND via capacitor to set reset timeout (4.6ms/nF); open-circuit yields ~50µs minimum delay. |
| RST | Reset Output | Active-low open-drain output; pulled low on fault; weak internal pull-up to V2 (~6µA at 3.3V) enables external pull-up for faster rise or higher VOH. |
| PBR | Manual Reset Input | Active-low push-button interface; debounced internally using CRT timing; internal weak pull-up allows floating for normal operation. |
| GND | Ground Reference | Analog and digital ground return; bypass capacitors on V1/V2 recommended due to shared VCC role. |
| VPG | Program Voltage Input | Accepts resistor divider tap from VREF to select one of 16 voltage threshold combinations; no capacitance allowed. |
| VREF | Buffered Reference | 1.210V ±0.018V output; sources/sinks ±1mA; drives VPG divider and negative-adjustable circuits. |
| V4 | Voltage Input 4 | Fourth rail input (1.8V, 1.5V, ADJ or –ADJ); supports negative voltage monitoring via VREF-referenced divider. |
| V2 | Voltage Input 2 | Secondary rail input (3.3V, 3V or 2.5V); contributes to internal VCC; RST weak pull-up reference point. |
Key Features
| Feature | Design Value |
|---|---|
| Quad-rail monitoring with single RST output | Reduces board area and simplifies reset logic versus discrete supervisors; eliminates need for external OR-ing gates. |
| 16-programmable threshold combinations | Enables reuse across diverse power architectures (e.g., 5V/3.3V/2.5V/1.8V or mixed ADJ/–ADJ) without redesigning supervisor circuitry. |
| Adjustable reset timeout via CRT capacitor | Eliminates fixed-timing constraints; supports custom boot sequences (e.g., 100ms for FPGA, 500ms for disk drive spin-up). |
| Guaranteed operation down to VCC = 1V | Ensures deterministic reset behavior during brownout recovery, preventing metastability in downstream logic. |
| Power supply glitch immunity | Prevents false resets from transient noise on monitored rails, critical for stable operation in noisy telecom or server environments. |
| Manual reset with integrated debounce | Removes need for external RC filters or dedicated debounce ICs; leverages same CRT capacitor for consistent timing. |
Applications
| Desktop & Notebook Computers | Telecom Equipment |
|---|---|
Use Scenario: Monitoring core, I/O, memory, and auxiliary rails during cold boot and thermal cycling. IC Role / Device Role / Timing Role: Quad-supply supervisor providing synchronized reset to CPU, chipset, and peripheral controllers. Use Value: Prevents lockup from partial power-up; ±1.5% threshold accuracy avoids spurious resets during voltage ripple. |
Use Scenario: Ensuring clean startup of line cards, DSP modules, and power conversion stages in base stations. IC Role / Device Role / Timing Role: Centralized reset generator with programmable delay matching ASIC initialization windows. Use Value: Open-drain RST enables shared reset bus across multiple boards; CRT adjustability accommodates varying firmware load times. |
| Network Servers | Portable Battery-Powered Equipment |
Use Scenario: Coordinating power sequencing across redundant PSUs, CPUs, memory banks, and NICs in 1U chassis. IC Role / Device Role / Timing Role: Fault-detection hub asserting global reset on any rail undervoltage (e.g., 12V, 5V, 3.3V, 1.8V). Use Value: 43µA quiescent current minimizes standby drain; VCC ≥ 1V guarantee maintains reset integrity during PSU switchover. |
Use Scenario: Managing power-on reset for PMIC-controlled subsystems in tablets and handheld instruments. IC Role / Device Role / Timing Role: Low-power supervisor monitoring battery-derived rails (e.g., 3.3V, 2.5V, 1.8V, 1.2V) with manual reset button interface. Use Value: MSOP package saves PCB area; ADJ/–ADJ modes support custom battery voltage thresholds without external op-amps. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad-supply monitoring applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LTC2901CMS#TR | Includes watchdog timer and separate adjustable watchdog timeout; 16-lead narrow SSOP package. | Required where system-level watchdog functionality is needed alongside supply monitoring. | Select LTC2901CMS#TR only if watchdog capability is mandatory; otherwise LTC2900-1IMS#TR offers simpler configuration and smaller footprint. |
| LTC2902IMS#TR | Supports supply tolerance monitoring and margining functions; identical 10-lead MSOP package. | Suitable for production test environments requiring voltage margining verification during burn-in. | Choose LTC2902IMS#TR when tolerance/margining features are required; LTC2900-1IMS#TR is optimal for pure supervisory use with minimal BOM count. |
Compared with LTC2901CMS#TR and LTC2902IMS#TR, the LTC2900-1IMS#TR delivers focused quad-supply monitoring in the smallest MSOP footprint without added complexity-ideal for cost-sensitive, space-constrained designs where watchdog or margining are unnecessary.
Availability
LTC2900-1IMS#TR is available at Aetrix Electronics and suitable for desktop computers, telecom equipment, and network servers requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for LTC2900-1IMS#TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices acquired Linear Technology in 2017 and maintains its high-performance analog IC portfolio, emphasizing precision, reliability, and signal integrity for demanding industrial and communications applications.
The LTC2900 family was designed specifically for multivoltage system supervision-delivering accurate, low-power, programmable monitoring of up to four independent rails with flexible reset control and robust noise immunity.
FAQ
What is the function of the CRT pin on the LTC2900-1IMS#TR?
The CRT pin on the LTC2900-1IMS#TR sets the reset timeout period by connecting an external capacitor to ground. With a scaling factor of 4.6ms/nF, a 47nF capacitor yields a 216ms delay. Leaving CRT unconnected results in a minimum ~50µs timeout. This adjustable timing allows precise alignment with microprocessor or FPGA boot requirements in the target system using LTC2900-1IMS#TR.
How does the LTC2900-1IMS#TR handle negative voltage monitoring?
The LTC2900-1IMS#TR supports negative voltage monitoring on V4 via the –ADJ mode, where an external resistor divider connects between the negative rail and VREF (1.210V). The comparator's inverting input references ground, and VREF provides level-shifting. For example, a –5.2V rail uses R3 = 487kΩ and R4 = 121kΩ to achieve –4.87V trip point. This capability is confirmed in the LTC2900-1IMS#TR datasheet Figure 6 and Table 3.
What is the maximum input voltage rating for the V1–V4 pins of the LTC2900-1IMS#TR?
The absolute maximum rating for V1, V2, V3, V4, VPG, and PBR pins of the LTC2900-1IMS#TR is –0.3V to 7V. This allows safe monitoring of standard logic rails (e.g., 5V, 3.3V) and higher intermediate rails (e.g., 12V via ADJ mode with appropriate divider), provided input currents remain within specified limits (e.g., IV1 ≤ 75µA at 5V). Exceeding 7V risks permanent damage to LTC2900-1IMS#TR.
Can the LTC2900-1IMS#TR be used with only two or three supply rails?
Yes, the LTC2900-1IMS#TR can monitor fewer than four rails. Unused inputs (e.g., V3 or V4) should be tied above their respective threshold voltages-such as connecting V3 to V2 or using a resistor divider-to prevent false reset assertion. The device draws only 43µA quiescent current regardless of active inputs, making it efficient for partial-rail supervision in the LTC2900-1IMS#TR application.
What is the difference between LTC2900-1IMS#TR and LTC2900-2IMS#TR?
The LTC2900-1IMS#TR features an open-drain RST output with weak internal pull-up to V2, while the LTC2900-2IMS#TR uses a push-pull (active pull-up) RST output referenced to V2. This makes LTC2900-1IMS#TR suitable for wired-OR reset buses and level-shifting, whereas LTC2900-2IMS#TR provides faster rise times and eliminates need for external pull-ups-confirmed in the LTC2900-1IMS#TR datasheet Features section and Electrical Characteristics table.
LTC2900-1IMS#TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Packaging:
- Cut Tape (CT)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 4
- Voltage - Threshold:
- 16 Selectable Threshold Combinations
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- 5ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-MSOP
LTC2900-1IMS#TR FAQ
1.How can I place an order for LTC2900-1IMS#TR through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC2900-1IMS#TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC2900-1IMS#TR reliable?
The price and inventory of LTC2900-1IMS#TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2900-1IMS#TR is usually 5 days.
3.What payment methods are accepted for LTC2900-1IMS#TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2900-1IMS#TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC2900-1IMS#TR?
LTC2900-1IMS#TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC2900-1IMS#TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC2900-1IMS#TR?
For technical support, including LTC2900-1IMS#TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2900-1IMS#TR requirements.
6.How does Aetrix verify that LTC2900-1IMS#TR is sourced from the original manufacturer or authorized distributors?
All LTC2900-1IMS#TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2900-1IMS#TR meets industry standards.
7.What is the process for return or replacement of LTC2900-1IMS#TR?
All LTC2900-1IMS#TR units undergo pre-shipment inspection (PSI). If there is an issue with LTC2900-1IMS#TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC2900-1IMS#TR part is unused and in its original packaging.
Return procedure for LTC2900-1IMS#TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC2900-1IMS#TR Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

