Analog Devices Inc. LTC2905CTS8#TRMPBF
- Part No.:
- LTC2905CTS8#TRMPBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Supervisors
- Package:
- SOT-23-8 Thin, TSOT-23-8
- Datasheet:
-
LTC2905CTS8#TRMPBF.pdf
- Description:
- IC SUPERVISOR 2 CHANNEL TSOT23-8
- Quantity:
- Payment:

- Shipping:

Inventory:338
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2905CTS8#TRMPBF from Analog Devices (formerly Linear Technology) is a precision dual supply monitor IC with pin-selectable thresholds and adjustable reset timeout. It monitors two independent voltage rails (e.g., 5V/3.3V, 3.3V/1.2V), provides ±1.5% threshold accuracy over temperature, supports 5%/7.5%/10% tolerance selection, and uses an external capacitor on the TMR pin to set reset delay (e.g., 200 ms with 22 nF). It is used in embedded power sequencing and fault detection for industrial microprocessor systems.
For engineers reviewing the LTC2905CTS8#TRMPBF datasheet, LTC2905CTS8#TRMPBF pinout, LTC2905CTS8#TRMPBF application, or LTC2905CTS8#TRMPBF equivalent, key selection criteria include its TSOT-23-8 package, open-drain RST output with guaranteed operation down to VCC = 1 V, programmable dual-threshold architecture, glitch-immune timing, and compatibility with low-voltage I/O domains requiring precise brownout detection.
Technical Context
The LTC2905CTS8#TRMPBF implements a dual-comparator architecture with bandgap reference and three-state input decoding (S1, S2, TOL) to select one of nine V1/V2 threshold pairs and one of three tolerance levels. Its internal VCC is auto-selected as the greater of V1 or V2, enabling self-powering from monitored rails.
Reset assertion is triggered when either input falls below its programmed threshold; recovery requires both inputs to exceed thresholds for the full TMR-programmed delay. The TMR pin accepts an external capacitor (9 ms/nF scaling) to set timeout from ~200 µs to >10 s, with no capacitor yielding minimum delay.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Monitoring Inputs | V1 (5V/3.3V/2.5V selectable), V2 (3.3V/2.5V/1.8V/1.5V/1.2V/1.0V selectable) |
| Threshold Accuracy | ±1.5% over full operating temperature range - ensures reliable trip point without derating margin loss |
| Reset Timeout | Adjustable via external capacitor on TMR pin (9 ms/nF); 22 nF yields 200 ms - enables system-specific power-up stabilization timing |
| Output Type | Open-drain RST with weak internal pull-up to VCC - supports wired-OR reset buses and level-shifting without external components |
| Minimum Operating VCC | 1 V - guarantees correct RST logic state during deep brownout, critical for fail-safe shutdown |
| Package | 8-Lead TSOT-23 - surface-mount, space-constrained PCBs with 1.95 mm × 2.80 mm footprint and 1.00 mm max height |
| Operating Temp | 0°C to 70°C (C-grade) - validated for commercial industrial control and computing applications |
Pinout & Package
Package: 8-Lead Plastic TSOT-23 (Thin Small Outline Transistor), 1.95 mm × 2.80 mm, 1.00 mm max height, lead-free finish. Pin 1 marked by bevelled edge.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| V2 (Pin 1) | Voltage Input 2 | Monitors second rail (e.g., 1.2V, 1.8V, 3.3V); also contributes to internal VCC selection |
| RST/TMR (Pin 2) | Reset Output / Timing Capacitor Input | LTC2905 variant: TMR pin - connect external capacitor to GND to program reset delay |
| RST (Pin 3) | Inverted Reset Output | Active-low open-drain output; pulls low when any input is below threshold and holds for programmed delay |
| GND (Pin 4) | Ground Reference | Primary return path; must be low-impedance connection for accurate threshold sensing |
| TOL (Pin 5) | Tolerance Selection Input | Three-state pin (V1/Open/GND) sets common tolerance: 5%/7.5%/10% - determines hysteresis-equivalent trip margin |
| S1 (Pin 6) | Voltage Threshold Select 1 | Three-state pin defining V1/V2 pair (e.g., V1=3.3V, V2=1.2V); part of 9-combination matrix |
| S2 (Pin 7) | Voltage Threshold Select 2 | Second three-state pin completing V1/V2 selection; leakage <10 µA in open state |
| V1 (Pin 8) | Voltage Input 1 | Monitors primary rail (5V/3.3V/2.5V); bypass with ≥0.1 µF capacitor to GND for noise immunity |
Key Features
| Feature | Design Value |
|---|---|
| Pin-selectable dual thresholds | 9 combinations of V1/V2 (e.g., 5V/3.3V, 3.3V/1.2V) - eliminates BOM proliferation across voltage variants |
| Three-level tolerance programming | 5%/7.5%/10% via TOL pin - adjusts trip point without changing hardware or firmware |
| Glitch-immune comparator design | Integrated first-order low-pass filtering at comparator output - rejects sub-150 µs transients without sacrificing accuracy |
| Auto-selected internal VCC | VCC = max(V1, V2) - enables operation from monitored rails only; no auxiliary supply needed |
| Guaranteed RST operation down to 1 V | RST output valid with VCC ≥ 1 V - ensures deterministic reset behavior during deep undervoltage events |
Applications
| Desktop & Notebook Computers | Network Servers |
|---|---|
Use Scenario: Monitoring core (1.2V) and I/O (3.3V) supplies during boot and thermal throttling. IC Role / Device Role / Timing Role: Dual-rail supervisor asserting system reset if either rail drops below ±1.5% accurate threshold for >200 ms. Use Value: Prevents corrupted BIOS initialization or PCIe link training failure due to marginal supply conditions. | Use Scenario: Coordinating power-up sequence of CPU, memory, and peripheral rails in multi-phase DC/DC systems. IC Role / Device Role / Timing Role: Generating synchronized reset pulse after all monitored rails stabilize, using TMR capacitor for precise 200 ms hold-off. Use Value: Eliminates race conditions between voltage rails, ensuring deterministic system startup without FPGA-based sequencers. |
| Handheld Devices | Industrial Embedded Controllers |
Use Scenario: Detecting battery voltage sag during high-current RF transmit bursts in LTE modems. IC Role / Device Role / Timing Role: Monitoring VBAT (3.3V) and LDO output (1.8V) with 7.5% tolerance to avoid false resets from transient load-induced dips. Use Value: Maintains modem uptime during peak transmit while rejecting 100 µs noise spikes from switching regulators. | Use Scenario: Supervising isolated 24V-to-5V and 5V-to-3.3V converter outputs in PLC backplane modules. IC Role / Device Role / Timing Role: Providing fail-safe reset to ARM Cortex-M7 MCU when either converter output falls below ±1.5% threshold for >200 ms. Use Value: Enables certified functional safety (IEC 61508) by guaranteeing reset assertion even with VCC = 1.2V from degraded input. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-supply monitoring applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS3808G33DBVR | Fixed 3.3V/3.3V dual monitor; no V1/V2 flexibility; 200 ms fixed delay; ±2.5% threshold accuracy | Only suitable for identical-rail monitoring; lacks pin-selectable thresholds and tolerance programming | Select when cost sensitivity outweighs need for rail flexibility and precision |
| MAX6816EUT+T | Single-supply monitor with watchdog; no dual-input capability; 1.6V–5.5V input range; ±1.5% accuracy | Cannot monitor two independent rails simultaneously; requires external logic for dual-rail AND function | Select only for single-rail applications where watchdog timer is required alongside supervision |
Compared with TPS3808G33DBVR and MAX6816EUT+T, the LTC2905CTS8#TRMPBF uniquely delivers programmable dual-threshold selection, ±1.5% accuracy across temperature, and capacitor-adjustable reset timing - making it the only option supporting mixed-voltage systems (e.g., 5V + 1.2V) with production-ready margining and noise immunity.
Availability
LTC2905CTS8#TRMPBF is available at Aetrix Electronics and suitable for desktop computers, network servers, and industrial embedded controllers requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for LTC2905CTS8#TRMPBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices acquired Linear Technology in 2017 and maintains its precision analog and power management portfolio. Linear pioneered high-accuracy voltage supervisors with integrated references and robust noise immunity.
The LTC2905CTS8#TRMPBF belongs to Linear's LTC290x dual-supply monitor family, designed specifically for space-constrained, multi-rail systems needing deterministic reset behavior without external passive components or firmware intervention.
FAQ
What is the function of the TMR pin on the LTC2905CTS8#TRMPBF?
The TMR pin on the LTC2905CTS8#TRMPBF is the reset timeout programming terminal. It accepts an external capacitor connected to GND to set the reset delay time (9 ms/nF scaling). For example, a 22 nF capacitor yields a nominal 200 ms delay. Leaving TMR open results in ~200 µs minimum delay. This pin replaces the fixed 200 ms delay found on the LTC2904CTS8#TRMPBF and is exclusive to LTC2905 variants.
Can the LTC2905CTS8#TRMPBF monitor a 5V and a 1.0V rail simultaneously?
Yes, the LTC2905CTS8#TRMPBF can monitor 5V and 1.0V rails simultaneously. Per Table 1 in the datasheet, setting S1 = V1 and S2 = GND selects V1 = 5.0V and V2 = 1.0V. The TOL pin then sets tolerance (5%/7.5%/10%), and the device guarantees RST assertion when either input falls below its programmed threshold, with internal VCC derived from the higher rail (5V).
What is the minimum supply voltage required for the LTC2905CTS8#TRMPBF to assert a valid RST signal?
The LTC2905CTS8#TRMPBF guarantees correct RST logic state (low output) for V1 ≥ 1 V or V2 ≥ 1 V. Since internal VCC equals the greater of V1 or V2, the device remains fully functional and asserts RST reliably down to 1 V on either monitored rail - a critical feature for brownout detection in low-voltage systems.
How does the LTC2905CTS8#TRMPBF achieve ±1.5% threshold accuracy without external calibration?
The LTC2905CTS8#TRMPBF achieves ±1.5% threshold accuracy using a trimmed bandgap reference and laser-trimmed resistor network inside the IC. This trimming occurs during wafer test and is retained across temperature (0°C to 70°C for the C-grade LTC2905CTS8#TRMPBF), eliminating need for external calibration or system-level compensation.
Is the LTC2905CTS8#TRMPBF pin-compatible with the LTC2904CTS8#TRMPBF?
No, the LTC2905CTS8#TRMPBF is not pin-compatible with the LTC2904CTS8#TRMPBF. Although both use the TSOT-23-8 package, Pin 2 is RST (output) on the LTC2904CTS8#TRMPBF but TMR (capacitor input) on the LTC2905CTS8#TRMPBF, and Pin 3 is inverted RST on both. Swapping them causes functional failure - the LTC2905CTS8#TRMPBF requires external timing capacitance, while the LTC2904CTS8#TRMPBF has fixed internal delay.
LTC2905CTS8#TRMPBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- SOT-23-8 Thin, TSOT-23-8
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 2
- Voltage - Threshold:
- 9 Selectable Threshold Combinations
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- 140ms Minimum
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- TSOT-23-8
LTC2905CTS8#TRMPBF FAQ
1.How can I place an order for LTC2905CTS8#TRMPBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC2905CTS8#TRMPBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC2905CTS8#TRMPBF reliable?
The price and inventory of LTC2905CTS8#TRMPBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2905CTS8#TRMPBF is usually 5 days.
3.What payment methods are accepted for LTC2905CTS8#TRMPBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2905CTS8#TRMPBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC2905CTS8#TRMPBF?
LTC2905CTS8#TRMPBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC2905CTS8#TRMPBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC2905CTS8#TRMPBF?
For technical support, including LTC2905CTS8#TRMPBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2905CTS8#TRMPBF requirements.
6.How does Aetrix verify that LTC2905CTS8#TRMPBF is sourced from the original manufacturer or authorized distributors?
All LTC2905CTS8#TRMPBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2905CTS8#TRMPBF meets industry standards.
7.What is the process for return or replacement of LTC2905CTS8#TRMPBF?
All LTC2905CTS8#TRMPBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2905CTS8#TRMPBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC2905CTS8#TRMPBF part is unused and in its original packaging.
Return procedure for LTC2905CTS8#TRMPBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC2905CTS8#TRMPBF Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

