Analog Devices Inc. LTC2905ITS8#TRMPBF
- Part No.:
- LTC2905ITS8#TRMPBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Supervisors
- Package:
- SOT-23-8 Thin, TSOT-23-8
- Datasheet:
-
LTC2905ITS8#TRMPBF.pdf
- Description:
- IC SUPERVISOR 2 CHANNEL TSOT23-8
- Quantity:
- Payment:

- Shipping:

Inventory:879
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2905ITS8#TRMPBF from Analog Devices (formerly Linear Technology) is a precision dual supply voltage monitor IC with pin-selectable thresholds and adjustable reset timeout. It monitors two independent supply rails (e.g., 5V/3.3V, 3.3V/1.2V), delivers ±1.5% threshold accuracy over –40°C to +85°C, supports 5%/7.5%/10% tolerance selection via three-state inputs, and uses an external capacitor on the TMR pin to set reset delay (e.g., 200 ms with 22 nF). It is deployed in embedded power sequencing for industrial controllers and telecom infrastructure.
For engineers reviewing the LTC2905ITS8#TRMPBF datasheet, LTC2905ITS8#TRMPBF pinout, LTC2905ITS8#TRMPBF application, or LTC2905ITS8#TRMPBF equivalent, key selection criteria include its adjustable reset timeout capability, guaranteed RST operation down to V1 ≥ 1 V or V2 ≥ 1 V, open-drain RST output with internal weak pull-up, 8-pin TSOT-23 package footprint, and support for nine distinct voltage threshold combinations without external resistors.
Technical Context
The LTC2905ITS8#TRMPBF implements dual high-accuracy comparators with a shared bandgap reference and resistor network, enabling precise undervoltage detection on V1 and V2 simultaneously. Its three-state programming pins (S1, S2, TOL) configure both nominal thresholds and common tolerance without trimming components.
Reset assertion is synchronized to the higher of V1/V2 (which becomes internal VCC), ensuring reliable operation during power-up when either rail reaches 1 V. The TMR pin accepts an external capacitor to set the reset timeout period (tRST = 9 ms/nF), providing design flexibility unmatched by fixed-delay alternatives like the LTC2904.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Monitoring Inputs | V1 (5V/3.3V/2.5V selectable) and V2 (3.3V/2.5V/1.8V/1.5V/1.2V/1.0V selectable) - enables flexible dual-rail monitoring across core/I/O domains |
| Threshold Accuracy | ±1.5% over –40°C to +85°C - ensures deterministic reset behavior without derating margins in temperature-critical systems |
| Reset Timeout | Adjustable via external CTMR (e.g., 200 ms with 22 nF) - allows tuning to match microprocessor reset timing requirements |
| RST Output Type | Open-drain with internal ~6 μA pull-up to VCC - supports wired-OR reset buses and eliminates need for external pull-up when rise time is non-critical |
| Minimum Operating Voltage | V1 ≥ 1 V or V2 ≥ 1 V guarantees correct RST logic state - enables early fault detection during brownout and partial power loss |
| Package | 8-lead TSOT-23 (1.95 mm × 2.80 mm × 0.8–0.9 mm) - space-constrained PCBs benefit from this low-profile, surface-mount solution |
| Supply Tolerance Options | 5%, 7.5%, or 10% selected via TOL pin (V1/Open/GND) - accommodates varying system margining needs without BOM changes |
Pinout & Package
Package: 8-lead Plastic TSOT-23 (0.65 mm pitch), 1.95 mm × 2.80 mm body, 0.8–0.9 mm height, exposed pad not present (unlike DFN variant).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| V2 (Pin 1) | Voltage Input 2 | Monitors second supply rail (3.3V/2.5V/1.8V/1.5V/1.2V/1.0V); also contributes to internal VCC generation |
| TMR (Pin 2) | Reset Delay Timing Input | Accepts external capacitor to set tRST (9 ms/nF); open = ~200 μs minimum delay |
| RST (Pin 3) | Inverted Reset Output | Open-drain active-low output; pulls low when any input falls below threshold and holds for programmed delay |
| GND (Pin 4) | Ground Reference | Primary ground return for analog and digital circuitry; bypass capacitor required at V1/V2 pins |
| TOL (Pin 5) | Tolerance Selection Input | Three-state pin (V1/Open/GND) sets common 5%/7.5%/10% tolerance for both V1 and V2 thresholds |
| S1 (Pin 6) | Voltage Threshold Select 1 | Three-state pin (V1/Open/GND) selects nominal V1/V2 pair per Table 1 (e.g., 3.3V/1.2V) |
| S2 (Pin 7) | Voltage Threshold Select 2 | Three-state pin (V1/Open/GND) completes V1/V2 combination selection with S1 |
| V1 (Pin 8) | Voltage Input 1 | Monitors first supply rail (5V/3.3V/2.5V); higher of V1/V2 becomes internal VCC powering RST logic |
Key Features
| Feature | Design Value |
|---|---|
| Pin-selectable thresholds | Nine V1/V2 combinations (e.g., 5V/3.3V, 3.3V/1.2V) configured via S1/S2 without external resistors - reduces BOM count and layout complexity |
| Adjustable reset timeout | Capacitor-programmable tRST (9 ms/nF) - enables precise alignment with processor reset hold times across diverse SoC platforms |
| Glitch-immune comparator architecture | First-order low-pass filtering at comparator output plus programmable delay - suppresses false resets from sub-5 kHz supply noise without sacrificing threshold accuracy |
| Guaranteed operation down to 1 V | RST logic state valid when V1 ≥ 1 V or V2 ≥ 1 V - ensures robust brownout detection even during deep undervoltage events |
| Three-state programming interface | S1, S2, TOL accept V1, GND, or open states - supports factory programming, margining test modes, and dynamic reconfiguration via tri-state buffers |
Applications
| Industrial PLC Power Sequencing | Telecom Line Card Supervision |
|---|---|
Use Scenario: Monitors 3.3V I/O and 1.2V core supplies during cold start and hot-swap insertion in modular line cards. IC Role / Device Role / Timing Role: Dual-supply monitor asserting synchronized RST after programmable 200 ms delay to meet FPGA configuration timing. Use Value: Eliminates need for discrete RC timers and voltage dividers, reducing component count while maintaining ±1.5% threshold accuracy across –40°C to +85°C. |
Use Scenario: Validates 5V backplane and 3.3V auxiliary rails in carrier-grade Ethernet switches before enabling SERDES links. IC Role / Device Role / Timing Role: Precision supervisor generating clean reset pulse only after both rails stabilize above 4.675 V and 3.086 V respectively. Use Value: Prevents spurious link flapping by rejecting transient noise via integrated low-pass filtering and 200 ms delay, improving system MTBF. |
| Medical Imaging Sensor Module | Automotive ADAS Camera ECU |
Use Scenario: Ensures stable 2.5V analog front-end and 1.8V image sensor supplies before initiating CCD readout sequence. IC Role / Device Role / Timing Role: Dual-rail monitor with 7.5% tolerance (TOL = Open) and 22 nF TMR capacitor enforcing 200 ms power-good window. Use Value: Delivers deterministic startup timing and eliminates false resets caused by switching regulator ripple near threshold voltages. |
Use Scenario: Supervises 5V camera power and 1.2V SoC core supply in automotive vision ECUs operating from 12 V battery with wide load dump transients. IC Role / Device Role / Timing Role: High-accuracy monitor asserting RST during brownout (V1 < 4.425 V or V2 < 1.122 V) with guaranteed function down to 1 V input. Use Value: Meets AEC-Q100 Grade 3 requirements via –40°C to +85°C operation and ±1.5% threshold stability, avoiding costly requalification. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-supply monitoring applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS3808G33DBVR | Fixed 3.3V/3.3V dual monitor; no V1/V2 voltage combination flexibility; 200 ms fixed delay; ±2.5% threshold accuracy | Only supports identical dual-rail monitoring (e.g., 3.3V + 3.3V), not asymmetric rails like 5V/1.2V | Select when dual identical rails require minimal configuration and ±2.5% accuracy suffices |
| MAX6816EUT+T | Single-supply monitor with manual reset input; no dual-input capability; 140 ms fixed delay; ±1.5% accuracy | Cannot monitor two independent supplies simultaneously; requires external logic for dual-rail coordination | Select only for single-rail applications where manual reset assertion is needed alongside power-on reset |
Compared with TPS3808G33DBVR and MAX6816EUT+T, the LTC2905ITS8#TRMPBF uniquely supports nine asymmetric voltage combinations, capacitor-adjustable reset timing, and guaranteed operation down to 1 V - making it the only option for space-constrained, multi-rail systems requiring precision and configurability.
Availability
LTC2905ITS8#TRMPBF is available at Aetrix Electronics and suitable for industrial PLC power sequencing, telecom line card supervision, medical imaging sensor modules, and automotive ADAS camera ECUs requiring stable component supply across extended temperature ranges.
Supply support for LTC2905ITS8#TRMPBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (acquired Linear Technology in 2017) is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors.
The LTC2905ITS8#TRMPBF belongs to the Linear Technology LTC® precision supervisor family, designed specifically for high-accuracy, low-power dual-supply monitoring in space- and reliability-critical embedded systems.
FAQ
What is the maximum reset timeout achievable with LTC2905ITS8#TRMPBF?
The LTC2905ITS8#TRMPBF reset timeout (tRST) scales linearly with the TMR capacitor value: tRST = 9 ms/nF. With a 100 nF capacitor, tRST ≈ 900 ms. Larger capacitors (e.g., 1 μF) yield ~9 s, but leakage current must remain below 2.1 μA to prevent premature discharge. The LTC2905ITS8#TRMPBF datasheet confirms no upper limit beyond capacitor availability and leakage constraints.
Can LTC2905ITS8#TRMPBF monitor 5V and 1.0V supplies simultaneously?
Yes. Per Table 1 in the LTC2905ITS8#TRMPBF datasheet, setting S1 = V1 and S2 = GND configures V1 = 5.0 V and V2 = 1.0 V. The device then monitors both rails against their respective thresholds (e.g., 4.75 V ±1.5% for V1, 0.95 V ±1.5% for V2), asserting RST if either falls below its programmed level. This pairing is explicitly supported.
Does LTC2905ITS8#TRMPBF require external pull-up resistors on the RST pin?
No external pull-up is required for basic operation: the LTC2905ITS8#TRMPBF integrates a ~6 μA weak pull-up to VCC (the higher of V1/V2). However, if faster rise time (<10 μs) or VOH > VCC is needed, a 10 kΩ external pull-up to a higher voltage rail is recommended - as confirmed in the LTC2905ITS8#TRMPBF Typical Performance Characteristics (Figure G15).
How does LTC2905ITS8#TRMPBF handle supply noise near threshold voltage?
The LTC2905ITS8#TRMPBF combats noise via two mechanisms: (1) a first-order low-pass filter at each comparator output to reject short transients, and (2) the programmable tRST delay, which ignores noise events shorter than 1/tRST. Together, they prevent false resets without adding hysteresis-induced threshold error - a key advantage documented in the LTC2905ITS8#TRMPBF Applications Information section.
What is the minimum supply voltage required for LTC2905ITS8#TRMPBF to guarantee correct RST logic state?
The LTC2905ITS8#TRMPBF guarantees correct RST logic state when V1 ≥ 1 V or V2 ≥ 1 V, as specified in the Absolute Maximum Ratings and Electrical Characteristics tables. At this level, the internal circuitry remains functional and RST will assert low if either input falls below its threshold. This 1 V minimum enables reliable brownout detection in low-voltage systems.
LTC2905ITS8#TRMPBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- SOT-23-8 Thin, TSOT-23-8
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 2
- Voltage - Threshold:
- 9 Selectable Threshold Combinations
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- 140ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- TSOT-23-8
LTC2905ITS8#TRMPBF FAQ
1.How can I place an order for LTC2905ITS8#TRMPBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC2905ITS8#TRMPBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC2905ITS8#TRMPBF reliable?
The price and inventory of LTC2905ITS8#TRMPBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2905ITS8#TRMPBF is usually 5 days.
3.What payment methods are accepted for LTC2905ITS8#TRMPBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2905ITS8#TRMPBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC2905ITS8#TRMPBF?
LTC2905ITS8#TRMPBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC2905ITS8#TRMPBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC2905ITS8#TRMPBF?
For technical support, including LTC2905ITS8#TRMPBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2905ITS8#TRMPBF requirements.
6.How does Aetrix verify that LTC2905ITS8#TRMPBF is sourced from the original manufacturer or authorized distributors?
All LTC2905ITS8#TRMPBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2905ITS8#TRMPBF meets industry standards.
7.What is the process for return or replacement of LTC2905ITS8#TRMPBF?
All LTC2905ITS8#TRMPBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2905ITS8#TRMPBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC2905ITS8#TRMPBF part is unused and in its original packaging.
Return procedure for LTC2905ITS8#TRMPBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC2905ITS8#TRMPBF Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

