Analog Devices Inc. LTC2909CTS8-3.3#TRMPBF
- Part No.:
- LTC2909CTS8-3.3#TRMPBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Supervisors
- Package:
- SOT-23-8 Thin, TSOT-23-8
- Datasheet:
-
LTC2909CTS8-3.3#TRMPBF.pdf
- Description:
- IC SUPERVISOR 3 CHANNEL TSOT23-8
- Quantity:
- Payment:

- Shipping:

Inventory:1,291
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2909CTS8-3.3#TRMPBF from Analog Devices (formerly Linear Technology) is a precision triple-input voltage supervisor IC designed for system-level power monitoring in space-constrained applications. It features dual adjustable 0.5V-threshold inputs with ±1.5% accuracy over temperature, a fixed 2.921V VCC UVLO threshold, 200ms internal reset timeout, open-drain RST output, and 50μA quiescent current - enabling reliable undervoltage/overvoltage detection for 3.3V logic systems in desktops, servers, and automotive ECUs.
For engineers reviewing the LTC2909CTS8-3.3#TRMPBF datasheet, LTC2909CTS8-3.3#TRMPBF pinout, LTC2909CTS8-3.3#TRMPBF application, or LTC2909CTS8-3.3#TRMPBF equivalent, key selection considerations include input polarity configuration via SEL pin, buffered 1.000V reference for negative supply offset, glitch-filtered comparators, shunt-regulated VCC operation up to 6.5V, and TSOT-23-8 package compatibility with 3mm × 2mm DFN footprints.
Technical Context
The LTC2909CTS8-3.3#TRMPBF implements three independent voltage monitors: two adjustable inputs (ADJ1/ADJ2) with 0.5V nominal thresholds and ±1.5% accuracy across –40°C to 85°C, plus a fixed VCC UVLO set at 2.921V (10% below 3.3V) with identical accuracy. Its three-state SEL pin selects input polarity combinations (positive UV/–OV, negative UV/+OV, or dual negative), enabling flexible fault detection on mixed-polarity rails without external components.
Reset timing is controlled by the TMR pin: grounding enables 200ms internal timeout; capacitive coupling sets external timeout (9ms/nF); tying to VCC disables timeout and activates comparator mode. The buffered 1.000V REF output supports offset-based negative-voltage monitoring, while the 6.5V VCC shunt regulator allows direct connection to supplies up to 6V or higher with series current limiting.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC UVLO Threshold | 2.921V (10% below 3.3V nominal; ±1.5% accuracy ensures reliable 3.3V system power-on reset) |
| ADJ Input Threshold | 0.500V ±0.0075V (tight tolerance enables precise trip-point setting for custom supply rails) |
| Quiescent Current | 50μA (ultra-low power draw extends battery life in handheld and always-on monitoring applications) |
| Reset Timeout | 200ms internal (guaranteed minimum delay prevents false resets during supply transients) |
| REF Output Voltage | 1.000V ±15mV (buffered reference drives external resistor dividers for accurate negative-rail monitoring) |
| VCC Shunt Regulation | 6.5V (enables direct connection to 5V–6V supplies; >6V requires series resistor to limit ICC to ≤10mA) |
| RST Output Type | Open-drain (supports wired-OR configurations and pull-up to voltages exceeding VCC) |
Pinout & Package
Package: 8-lead TSOT-23 (3mm × 2mm footprint, 0.65mm pitch, exposed pad optional for thermal relief).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| ADJ1 (Pin 1) | Adjustable input 1 | Monitors positive/negative rail via external divider; 0.5V threshold with polarity set by SEL |
| ADJ2 (Pin 2) | Adjustable input 2 | Independent second monitor input; identical threshold and polarity control as ADJ1 |
| REF (Pin 3) | Buffered 1V reference | Sources/sinks 1mA; used as offset for negative-supply monitoring circuits |
| GND (Pin 4) | Ground reference | Return path for all analog and digital circuitry; must be low-impedance |
| RST (Pin 5) | Open-drain reset output | Asserts low on any fault; requires external pull-up; guaranteed low down to VCC = 0.5V |
| VCC (Pin 6) | Supply input / shunt regulator | Operates from 0.5V–6V; internal 6.5V shunt protects against overvoltage |
| TMR (Pin 7) | Timeout control | Ground = 200ms internal timeout; cap-to-GND = programmable timeout; VCC = comparator mode |
| SEL (Pin 8) | Three-state polarity select | VCC = both inputs positive; GND = both negative; open = ADJ1 positive, ADJ2 negative |
Key Features
| Feature | Design Value |
|---|---|
| Precision threshold accuracy | ±1.5% over full –40°C to +85°C range ensures consistent trip points across environmental stress |
| Input glitch rejection | Integrated low-pass filtering prevents false resets from sub-100μs supply transients |
| Ultralow VCC start-up voltage | Guaranteed RST assertion down to VCC = 0.5V enables robust power sequencing in brownout conditions |
| Selectable reset timeout | Internal 200ms option eliminates external capacitor, reducing BOM count and PCB area |
| Flexible polarity configuration | SEL pin enables single-part support for positive UV/OV, negative UV/OV, or mixed-rail monitoring |
Applications
| Desktop Power Sequencing | Automotive Body Control Module |
|---|---|
Use Scenario: Monitoring core (1.2V) and I/O (3.3V) rails during cold-boot and hot-swap events in high-density PC motherboards. IC Role / Device Role / Timing Role: Triple-input supervisor asserting RST until both ADJ1 (core) and ADJ2 (I/O) exceed 0.5V thresholds and VCC UVLO (2.921V) is satisfied. Use Value: Prevents CPU lockup by enforcing strict power-rail ordering and rejecting noise-induced false resets via built-in glitch filtering. | Use Scenario: Detecting undervoltage on 12V battery-derived 5V microcontroller supply and overvoltage on LIN bus transceiver rail in vehicle door modules. IC Role / Device Role / Timing Role: Configured with SEL = GND to monitor both rails as negative-polarity inputs using REF offset, triggering RST on either fault condition. Use Value: Enables fail-safe shutdown before ECU corruption occurs, leveraging ±1.5% threshold accuracy to meet AEC-Q100 Grade 2 requirements. |
| Network Server PSU Monitoring | Industrial PLC Backplane Supply |
Use Scenario: Supervising redundant 3.3V and 12V DC-DC outputs in telecom power supplies with tight 1% tolerance requirements. IC Role / Device Role / Timing Role: ADJ1 monitors 3.3V via resistor divider; ADJ2 monitors 12V; SEL = VCC configures both for positive UV detection; VCC tied to 3.3V rail. Use Value: Guarantees system reset within 200ms of any rail dropping below spec, meeting IEC 61000-4-29 immunity standards for voltage dips. | Use Scenario: Validating isolated 24V backplane and 5V logic rails in modular automation controllers subject to long cable runs and EMI. IC Role / Device Role / Timing Role: Uses REF output to bias ADJ2 for negative monitoring of –24V isolated rail while ADJ1 tracks +24V; SEL = open enables mixed-polarity mode. Use Value: Eliminates need for separate supervisors per rail, reducing component count and improving MTBF in harsh industrial environments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar voltage supervisor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX6326UT33D3+ | Single 3.3V UV detector only; no dual adjustable inputs or REF output; 200ms fixed timeout | Only suitable for basic VCC monitoring; cannot replace LTC2909CTS8-3.3#TRMPBF in multi-rail or negative-supply applications | Select when only 3.3V UVLO is required and board space permits larger SOT-23-5 package |
| TPS3808G33DBVR | Single 3.3V supervisor with adjustable timeout (1ms–10s); no adjustable inputs, no REF, no negative monitoring capability | Lacks dual-rail flexibility and buffered reference; cannot configure for OV or negative-rail UV detection | Choose for cost-sensitive designs needing only VCC supervision with programmable delay |
Compared with MAX6326UT33D3+ and TPS3808G33DBVR, the LTC2909CTS8-3.3#TRMPBF uniquely integrates dual adjustable inputs, polarity-selectable monitoring, and a buffered 1V reference - making it the only solution capable of supervising mixed-polarity rails (e.g., +3.3V and –5V) with a single IC in space-constrained embedded systems.
Availability
LTC2909CTS8-3.3#TRMPBF is available at Aetrix Electronics and suitable for desktop computing, automotive body electronics, and network server power management requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for LTC2909CTS8-3.3#TRMPBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (acquired Linear Technology in 2017) is a global leader in high-performance analog, mixed-signal, and power management semiconductors.
The LTC2909 product line delivers precision, low-power voltage supervision for mission-critical power sequencing in computing, communications, and automotive systems - emphasizing accuracy, flexibility, and minimal board footprint.
FAQ
What is the guaranteed operating VCC range for the LTC2909CTS8-3.3#TRMPBF?
The LTC2909CTS8-3.3#TRMPBF operates with VCC as low as 0.5V (guaranteeing RST assertion) and up to 6V directly. Above 6V, its internal 6.5V shunt regulator requires a series current-limiting resistor to keep VCC pin current ≤10mA. Absolute maximum VCC is 6V when connected to a low-impedance source without series resistance.
How does the SEL pin configure input polarity on the LTC2909CTS8-3.3#TRMPBF?
The SEL pin on the LTC2909CTS8-3.3#TRMPBF selects polarity via three states: tied to VCC configures both ADJ1 and ADJ2 for positive UV/(–)OV detection; tied to GND configures both for negative UV/(+)OV; left open configures ADJ1 positive and ADJ2 negative. Leakage current must stay below ±10μA in the open state to ensure correct decoding.
Can the LTC2909CTS8-3.3#TRMPBF monitor a single supply for both undervoltage and overvoltage?
Yes - the LTC2909CTS8-3.3#TRMPBF can monitor one supply for UV and OV using three external resistors and the REF pin. For a positive 3.3V rail, ADJ1 detects UV and ADJ2 detects OV (or vice versa) by configuring SEL appropriately and calculating RP4/RP5/RP6 values per the datasheet's Figure 3 and Table 3.
What is the function of the REF pin on the LTC2909CTS8-3.3#TRMPBF?
The REF pin on the LTC2909CTS8-3.3#TRMPBF provides a buffered 1.000V ±15mV output capable of sourcing/sinking 1mA. It serves as an offset reference for negative-supply monitoring circuits - e.g., connecting ADJ2 to a divider between –5V and REF enables precise –5V UV detection without additional op-amps or references.
Does the LTC2909CTS8-3.3#TRMPBF require an external capacitor on the TMR pin for basic operation?
No - the LTC2909CTS8-3.3#TRMPBF does not require an external capacitor on the TMR pin for basic operation. Tying TMR to GND enables the internal 200ms reset timeout, eliminating the need for external timing components. Capacitors are only required when programmable timeout (9ms/nF) is needed, or when disabling timeout entirely by tying TMR to VCC.
LTC2909CTS8-3.3#TRMPBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- SOT-23-8 Thin, TSOT-23-8
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 3
- Voltage - Threshold:
- 2.921V, Adj, Adj
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- Adjustable/Selectable
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- TSOT-23-8
LTC2909CTS8-3.3#TRMPBF FAQ
1.How can I place an order for LTC2909CTS8-3.3#TRMPBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC2909CTS8-3.3#TRMPBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC2909CTS8-3.3#TRMPBF reliable?
The price and inventory of LTC2909CTS8-3.3#TRMPBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2909CTS8-3.3#TRMPBF is usually 5 days.
3.What payment methods are accepted for LTC2909CTS8-3.3#TRMPBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2909CTS8-3.3#TRMPBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC2909CTS8-3.3#TRMPBF?
LTC2909CTS8-3.3#TRMPBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC2909CTS8-3.3#TRMPBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC2909CTS8-3.3#TRMPBF?
For technical support, including LTC2909CTS8-3.3#TRMPBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2909CTS8-3.3#TRMPBF requirements.
6.How does Aetrix verify that LTC2909CTS8-3.3#TRMPBF is sourced from the original manufacturer or authorized distributors?
All LTC2909CTS8-3.3#TRMPBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2909CTS8-3.3#TRMPBF meets industry standards.
7.What is the process for return or replacement of LTC2909CTS8-3.3#TRMPBF?
All LTC2909CTS8-3.3#TRMPBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2909CTS8-3.3#TRMPBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC2909CTS8-3.3#TRMPBF part is unused and in its original packaging.
Return procedure for LTC2909CTS8-3.3#TRMPBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC2909CTS8-3.3#TRMPBF Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

