Analog Devices Inc. LTC2909CTS8-5#TRMPBF
- Part No.:
- LTC2909CTS8-5#TRMPBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Supervisors
- Package:
- SOT-23-8 Thin, TSOT-23-8
- Datasheet:
-
LTC2909CTS8-5#TRMPBF.pdf
- Description:
- IC SUPERVISOR 3 CHANNEL TSOT23-8
- Quantity:
- Payment:

- Shipping:

Inventory:394
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2909CTS8-5#TRMPBF from Analog Devices (formerly Linear Technology) is a precision dual adjustable-input undervoltage/overvoltage monitor with integrated 5V UVLO, buffered 1V reference, and open-drain reset output. It features ±1.5% threshold accuracy over temperature, 50μA quiescent current, and pin-selectable input polarity for monitoring positive or negative supplies - used in core voltage supervision of 5V systems in network servers and industrial controllers.
For engineers reviewing the LTC2909CTS8-5#TRMPBF datasheet, LTC2909CTS8-5#TRMPBF pinout, LTC2909CTS8-5#TRMPBF application, or LTC2909CTS8-5#TRMPBF equivalent, key selection considerations include VCC UVLO threshold (4.350–4.500V), ADJ input trip point (0.4925–0.5075V), internal 200ms timeout capability, and TSOT-23-8 package compatibility with space-constrained PCB layouts.
Technical Context
The LTC2909CTS8-5#TRMPBF implements two independent 0.5V nominal comparator inputs with polarity controlled by the three-state SEL pin (VCC/Open/GND), enabling configurable UV/OV detection on positive or negative rails. Its third fixed-threshold monitor operates on VCC with 4.350V minimum UVLO trip and 0.3–2.0% hysteresis.
Reset assertion uses glitch-filtered comparator outputs feeding a programmable timeout circuit - selectable via TMR pin as internal 200ms, external capacitor (9ms/nF), or disabled (comparator mode). The buffered 1.000V REF output supports offset-based negative-supply monitoring and drives up to 1mA with ±15nA ADJ input bias.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC UVLO Threshold | 4.350V min / 4.425V typ / 4.500V max - guarantees reliable power-on reset initiation for 5V logic supplies before system initialization |
| ADJ Input Threshold | 0.4925V min / 0.5000V typ / 0.5075V max - enables precise rail monitoring with ±1.5% accuracy across –40°C to 85°C |
| Quiescent Current | 50μA typ / 150μA max - supports battery-backed or always-on supervision without significant standby power penalty |
| REF Output Voltage | 0.985V min / 1.000V typ / 1.015V max - provides stable offset reference for negative-rail monitoring circuits |
| Reset Timeout (Internal) | 150ms min / 200ms typ / 260ms max - ensures sufficient hold-off during supply stabilization without external components |
| Operating Supply Range | 0.5V min - allows valid reset assertion even during deep brownout conditions down to sub-1V VCC |
| Input Leakage (ADJ) | ±15nA max - minimizes resistor-divider error in high-impedance trip-point networks |
Pinout & Package
Package: 8-lead TSOT-23 (3mm × 1.75mm), RoHS-compliant, exposed pad not present in TSOT-23 variant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| ADJ1 (Pin 1) | Adjustable voltage input 1 | Monitors positive/negative supply via resistor divider; 0.5V threshold with polarity set by SEL |
| ADJ2 (Pin 2) | Adjustable voltage input 2 | Independent second rail monitor; identical threshold and polarity control as ADJ1 |
| REF (Pin 3) | Buffered 1V reference output | Sources/sinks 1mA; used as offset for negative-supply monitoring networks |
| GND (Pin 4) | Device ground reference | Return path for all internal circuitry and external bypass capacitors |
| RST (Pin 5) | Open-drain inverted reset output | Asserts low on fault; requires external pull-up; compatible with 3.3V/5V logic levels |
| VCC (Pin 6) | Power supply input | Operates from 0.5V–6V; includes 6.5V shunt regulator for >6V supplies |
| TMR (Pin 7) | Reset timeout control | GND = 200ms internal timeout; VCC = comparator mode; capacitor-to-GND = programmable delay |
| SEL (Pin 8) | Three-state polarity select | VCC = both ADJ inputs positive polarity; Open = ADJ1+, ADJ2−; GND = both ADJ inputs negative polarity |
Key Features
| Feature | Design Value |
|---|---|
| Precision threshold accuracy | ±1.5% over full temperature range ensures reliable trip-point margining against supply tolerances |
| Configurable input polarity | SEL pin selects +UV/–OV, –UV/+OV, or dual +UV configurations without external logic or resistors |
| Ultralow-voltage operation | Valid RST assertion down to VCC = 0.5V enables brownout detection in low-power microcontroller systems |
| Glitch-immune comparators | Integrated low-pass filtering prevents false resets from transient noise near trip thresholds |
| Integrated shunt regulator | 6.5V VCC regulation allows direct connection to 12V/24V industrial rails with only a series current-limiting resistor |
Applications
| Core Voltage Supervision | Industrial I/O Module Monitoring |
|---|---|
Use Scenario: Monitoring 5V core supply and 3.3V I/O rail in a programmable logic controller with isolated field-side power. IC Role / Device Role / Timing Role: Dual-rail supervisor asserting active-low reset until both supplies stabilize above 4.35V and 2.87V respectively, with 200ms timeout. Use Value: Prevents firmware execution during incomplete power sequencing, eliminating corrupted register states in FPGA configuration memory. | Use Scenario: Detecting undervoltage on a –12V analog sensor bias rail and overvoltage on a +24V actuator drive rail in factory automation hardware. IC Role / Device Role / Timing Role: Polarity-selectable dual monitor using SEL = GND for negative UV and ADJ2 configured for positive OV detection. Use Value: Enables single-chip protection of bidirectional analog signal chains without discrete op-amp comparators or level shifters. |
| Network Server PSU Health Check | Automotive Infotainment Power Sequencing |
Use Scenario: Verifying 5V standby and 12V main rails in redundant ATX-style server power supplies before enabling motherboard power delivery. IC Role / Device Role / Timing Role: Triple-monitor function: VCC UVLO (5V), ADJ1 (12V via resistor divider), ADJ2 (5VSB) - all must be valid before RST release. Use Value: Guarantees coordinated power-up of CPU, memory, and peripheral subsystems, preventing bus contention or latch-up events. | Use Scenario: Supervising 5V MCU domain and –5V audio codec bias supply in automotive head unit designs operating across –40°C to 105°C ambient. IC Role / Device Role / Timing Role: Temperature-qualified LTC2909ITS8-5 variant used with SEL = OPEN to monitor +5V UV and –5V OV simultaneously. Use Value: Meets AEC-Q100 Grade 2 requirements for cold-crank immunity while reducing BOM count versus discrete supervisor solutions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-rail voltage monitoring applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX6816EUT+T | Single 5V UVLO only; no adjustable inputs or polarity selection; 1.6μA quiescent current | Only monitors VCC; cannot supervise auxiliary rails or negative supplies | Select when only basic 5V supply validation is required and ultra-low IQ is critical |
| TPS3808G12DBVR | Single adjustable UVLO (0.405–5.8V); no OV detection; no REF output; 16μA IQ | Lacks dual-input capability and negative-rail support; requires external reference for offset monitoring | Choose for cost-sensitive 5V-only systems where ADJ1/ADJ2 functionality is unnecessary |
Compared with MAX6816EUT+T and TPS3808G12DBVR, the LTC2909CTS8-5#TRMPBF uniquely delivers dual-rail monitoring with polarity flexibility, integrated reference, and sub-1V brownout detection - making it irreplaceable for multi-rail systems requiring coordinated reset timing and negative supply supervision.
Availability
LTC2909CTS8-5#TRMPBF is available at Aetrix Electronics and suitable for network server power management, industrial PLC supervision, and automotive infotainment power sequencing requiring stable component supply and long-term lifecycle support.
Supply support for LTC2909CTS8-5#TRMPBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (acquired Linear Technology in 2017) is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors.
The LTC2909 product line delivers precision, low-power, multi-rail voltage supervisors optimized for complex power architectures in computing, industrial, and automotive applications - emphasizing accuracy, configurability, and robustness under brownout conditions.
FAQ
What is the guaranteed minimum VCC UVLO threshold for LTC2909CTS8-5#TRMPBF?
The guaranteed minimum VCC UVLO threshold for LTC2909CTS8-5#TRMPBF is 4.350V across the full operating temperature range (–40°C to 85°C), per the Electrical Characteristics table. This value corresponds to the 5V-specific version and ensures reliable reset assertion before 5V system logic becomes unstable. The typical threshold is 4.425V, with maximum 4.500V. These values are specified with ±1.5% accuracy relative to the nominal 5V supply.
Can LTC2909CTS8-5#TRMPBF monitor a negative supply voltage?
Yes, LTC2909CTS8-5#TRMPBF can monitor negative supplies using its adjustable ADJ inputs with polarity selection via the SEL pin. When SEL = GND, both ADJ1 and ADJ2 are configured for negative polarity, meaning they assert reset if the input voltage rises above the 0.5V threshold - enabling detection of negative-rail overvoltage (e.g., –4.3V on a –5V rail). The buffered 1V REF output serves as the reference point for resistor-divider networks tied to negative rails.
What is the function of the TMR pin on LTC2909CTS8-5#TRMPBF?
The TMR pin on LTC2909CTS8-5#TRMPBF controls reset timeout behavior: tying it to GND enables the internal 200ms timeout; connecting it to VCC places the device in comparator mode (no timeout, direct output); and connecting an external capacitor to GND sets a programmable timeout (9ms/nF). The pin draws only ±2.1μA, allowing direct MCU GPIO control. In comparator mode, one-sided hysteresis (≈0.7%) is added to prevent oscillation near trip points.
Does LTC2909CTS8-5#TRMPBF require external components for basic operation?
LTC2909CTS8-5#TRMPBF requires minimal external components for basic operation: a 0.1μF bypass capacitor on VCC and an external pull-up resistor on RST. No resistors are needed for polarity selection (SEL pin connects to VCC, GND, or floats), and the internal 200ms timeout eliminates need for a timing capacitor. Adjustable trip points require resistor dividers on ADJ1/ADJ2, but these are application-specific - not mandatory for functional reset assertion.
What package type is used for LTC2909CTS8-5#TRMPBF?
LTC2909CTS8-5#TRMPBF uses the 8-lead TSOT-23 package (3mm × 1.75mm footprint), distinct from the DFN variant (DDB). This package has no exposed thermal pad and is optimized for high-density layouts. Pin numbering follows standard TSOT-23 orientation: ADJ1 (1), ADJ2 (2), REF (3), GND (4), RST (5), VCC (6), TMR (7), SEL (8). The "TS8" in the part number explicitly denotes this TSOT-23 packaging.
LTC2909CTS8-5#TRMPBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- SOT-23-8 Thin, TSOT-23-8
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 3
- Voltage - Threshold:
- 4.425V, Adj, Adj
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- Adjustable/Selectable
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- TSOT-23-8
LTC2909CTS8-5#TRMPBF FAQ
1.How can I place an order for LTC2909CTS8-5#TRMPBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC2909CTS8-5#TRMPBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC2909CTS8-5#TRMPBF reliable?
The price and inventory of LTC2909CTS8-5#TRMPBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2909CTS8-5#TRMPBF is usually 5 days.
3.What payment methods are accepted for LTC2909CTS8-5#TRMPBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2909CTS8-5#TRMPBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC2909CTS8-5#TRMPBF?
LTC2909CTS8-5#TRMPBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC2909CTS8-5#TRMPBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC2909CTS8-5#TRMPBF?
For technical support, including LTC2909CTS8-5#TRMPBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2909CTS8-5#TRMPBF requirements.
6.How does Aetrix verify that LTC2909CTS8-5#TRMPBF is sourced from the original manufacturer or authorized distributors?
All LTC2909CTS8-5#TRMPBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2909CTS8-5#TRMPBF meets industry standards.
7.What is the process for return or replacement of LTC2909CTS8-5#TRMPBF?
All LTC2909CTS8-5#TRMPBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2909CTS8-5#TRMPBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC2909CTS8-5#TRMPBF part is unused and in its original packaging.
Return procedure for LTC2909CTS8-5#TRMPBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC2909CTS8-5#TRMPBF Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

