Analog Devices Inc. LTC2913CMS-1#PBF
- Part No.:
- LTC2913CMS-1#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Supervisors
- Package:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
LTC2913CMS-1#PBF.pdf
- Description:
- IC SUPERVISOR 2 CHANNEL 10MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:265
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2913CMS-1#PBF from Analog Devices (formerly Linear Technology) is a dual-input, latching overvoltage/undervoltage supervisor IC designed for simultaneous monitoring of two independent power rails. It features ±1.5% threshold accuracy, 44μA quiescent current, open-drain UV/OV outputs, and guaranteed operation down to VCC = 1V. Used in desktop/notebook computers and network servers for core/I/O voltage supervision.
For engineers reviewing the LTC2913CMS-1#PBF datasheet, LTC2913CMS-1#PBF pinout, LTC2913CMS-1#PBF application, or LTC2913CMS-1#PBF equivalent, key selection considerations include its latching OV output (LTC2913-1 variant), adjustable reset timeout via external capacitor, glitch-filtered comparator inputs, dual UV/OV trip point adjustability, and MSOP-10 package compatibility with space-constrained embedded power management systems.
Technical Context
The LTC2913CMS-1#PBF implements two independent voltage monitor channels-each with VHn (undervoltage sense) and VLn (overvoltage sense) inputs-feeding into precision comparators with integrated low-pass filtering for transient immunity. Thresholds are referenced to a stable 500mV internal reference (±1.5% over temperature).
Its latching OV behavior (enabled by LATCH pin control) distinguishes it from the -2 variant; when LATCH is pulled low, OV asserts and remains latched until cleared by pulling LATCH high. UV output operates with programmable timeout (via TMR pin capacitor) and shares common assertion logic across both monitored rails.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | VCC = 1V to 6V; internal shunt regulator enables operation up to 6.9V with current-limiting resistor |
| Threshold Accuracy | ±1.5% over full temperature range - ensures reliable reset timing within tight supply tolerance bands |
| Quiescent Current | 44μA typical - enables micropower system supervision without impacting standby efficiency |
| UV/OV Trip Threshold | 500mV nominal (VUOT), adjustable via external resistor dividers - supports custom trip points for 3.3V, 5V, 12V rails |
| Reset Timeout Range | 6ms to 14ms (typical) with 1nF TMR capacitor - provides configurable minimum reset pulse width for processor stabilization |
| Input Glitch Rejection | Integrated comparator filtering rejects transients <700μs at 1% overdrive - eliminates false resets from supply noise |
| Output Type | Open-drain UV and OV outputs with weak internal pull-up to VCC - supports wired-OR fault aggregation and level-shifting |
Pinout & Package
Package: 10-Lead MSOP (3mm × 3mm), RoHS-compliant, exposed pad optional for thermal enhancement.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VH1 (Pin 1) | Channel 1 Undervoltage Sense Input | Monitors high-side divider tap; triggers UV when voltage falls below 500mV threshold |
| VL1 (Pin 2) | Channel 1 Overvoltage Sense Input | Monitors low-side divider tap; triggers OV when voltage rises above 500mV threshold |
| VH2 (Pin 3) | Channel 2 Undervoltage Sense Input | Independent second UV channel input; identical electrical behavior to VH1 |
| VL2 (Pin 4) | Channel 2 Overvoltage Sense Input | Independent second OV channel input; identical electrical behavior to VL1 |
| GND (Pin 5) | Analog Ground Reference | Return path for all internal circuitry and external resistor dividers |
| OV (Pin 6) | Latching Overvoltage Output | Open-drain output asserted low during OV condition; latches low on LTC2913-1 until LATCH pin is raised |
| UV (Pin 7) | Undervoltage Output | Open-drain output asserted low during UV condition; released after programmable timeout when inputs recover |
| LATCH (Pin 8) | OV Latch Clear/Bypass Control | Pull low to enable OV latching; pull high to clear latch and revert OV to timeout-based behavior |
| TMR (Pin 9) | Reset Timeout Timing Input | Connect external capacitor to GND to set UV/OV assertion hold time (9ms/nF); tie to VCC to bypass |
| VCC (Pin 10) | Supply Input / Shunt Regulator | Accepts 1V–6V direct supply; internal 6.6V shunt enables higher-voltage operation with series resistor |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent UV/OV monitoring channels | Simultaneously supervises two power rails (e.g., 5V and 3.3V) with shared UV/OV outputs - reduces BOM count and PCB area vs discrete supervisors |
| Latching OV output (LTC2913-1 variant) | Ensures persistent fault signaling until explicitly cleared - critical for system-level fault logging and manual intervention workflows |
| Adjustable reset timeout with disable capability | External capacitor sets 6–14ms timeout window; allows precise coordination with processor reset timing requirements |
| Guaranteed operation down to VCC = 1V | Enables valid UV assertion and OV blocking during brown-out conditions - supports robust power sequencing in multi-rail systems |
| ±1.5% threshold accuracy over temperature | Minimizes margining overhead in supply design - eliminates need for additional tolerance headroom in resistor-divider networks |
| Glitch-filtered comparator inputs | Rejects sub-700μs transients without hysteresis - preserves accurate trip points while eliminating noise-induced false resets |
Applications
| Desktop Computer Power Sequencing | Notebook System Core Voltage Monitoring |
|---|---|
Use Scenario: Supervising 12V ATX main rail and 3.3V standby rail during cold boot and sleep/wake transitions. IC Role / Device Role / Timing Role: LTC2913CMS-1#PBF acts as primary supervisor, asserting UV during VCC ramp-up and holding OV latched if 12V exceeds 13.2V during load transients. Use Value: Prevents CPU initialization under out-of-spec voltage; latched OV flag enables BIOS-level fault reporting before reset release. |
Use Scenario: Monitoring 5V USB power and 1.8V SoC I/O supply in battery-powered notebook platforms. IC Role / Device Role / Timing Role: LTC2913CMS-1#PBF monitors both rails simultaneously, using TMR capacitor to enforce 200ms minimum reset pulse for embedded controller recovery. Use Value: Ensures deterministic power-on reset sequence despite variable battery discharge profiles and USB port hot-plug events. |
| Network Server Core/I/O Voltage Supervision | Industrial Embedded Controller Supply Validation |
Use Scenario: Dual-rail supervision of 3.3V PCIe slot power and 1.2V FPGA core voltage in 1U rack servers. IC Role / Device Role / Timing Role: LTC2913CMS-1#PBF provides independent UV detection on each rail, with common OV output tied to server management controller interrupt line. Use Value: Enables per-rail fault isolation without additional logic; latched OV output prevents transient OV events from being missed during BMC polling intervals. |
Use Scenario: Validating redundant 24V DC input and isolated 5V logic supply in programmable logic controller (PLC) backplane. IC Role / Device Role / Timing Role: LTC2913CMS-1#PBF serves as fail-safe supervisor, asserting UV if either supply drops below 90% nominal during brown-out conditions. Use Value: Guarantees safe shutdown initiation within 125μs of undervoltage detection - meets SIL-2 functional safety timing constraints. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual UV/OV monitoring applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LTC2914CMS#PBF | Quad-input UV/OV monitor (4 VH/VL pairs); same ±1.5% accuracy, 44μA IQ, but larger 16-lead SSOP/DFN package | Supports four independent rails instead of two; includes negative voltage monitoring capability | Select when expanding beyond dual-rail supervision or requiring negative rail support; not pin-compatible |
| LTC2904CMS8#PBF | 3-state programmable dual supervisor; adjustable tolerance (0.5%–5%), no latching OV, 8-lead SOT-23 package | Lacks latching OV and glitch filtering; uses external reference for threshold setting | Choose for cost-sensitive, single-rail applications where latching and noise immunity are non-critical |
Compared with LTC2914CMS#PBF, LTC2913CMS-1#PBF offers smaller footprint and lower pin count for dual-rail use cases, while retaining latching OV essential for fault persistence. Against LTC2904CMS8#PBF, it delivers superior noise immunity and deterministic fault signaling - critical in high-noise server and industrial environments.
Availability
LTC2913CMS-1#PBF is available at Aetrix Electronics and suitable for desktop computers, network servers, and industrial embedded controllers requiring stable component supply with long-term lifecycle assurance.
Supply support for LTC2913CMS-1#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices acquired Linear Technology in 2017 and maintains its high-reliability analog/mixed-signal product lines. Linear's legacy supervisors emphasize precision, low power, and robustness in power management ICs.
The LTC2913CMS-1#PBF belongs to Linear's voltage supervisor family, engineered specifically for multi-rail power integrity validation in computing and communications infrastructure where deterministic fault response and minimal quiescent current are mandatory.
FAQ
What is the function of the LATCH pin on the LTC2913CMS-1#PBF?
The LATCH pin on the LTC2913CMS-1#PBF controls the overvoltage output behavior: when pulled low, it enables latching - causing OV to remain asserted low after an overvoltage event until LATCH is raised high to clear the latch. This differs from the LTC2913-2 variant, which uses DIS for output disable. The LTC2913CMS-1#PBF requires explicit latch clearing to resume normal timeout-based OV operation.
Can the LTC2913CMS-1#PBF monitor negative voltages?
No, the LTC2913CMS-1#PBF is designed exclusively for positive voltage monitoring. Its VHn and VLn inputs operate with a 500mV internal reference and require input voltages within –0.3V to 7.5V relative to GND. For negative rail supervision, Analog Devices recommends the LTC2909 or LTC2914, which support dedicated negative input configurations. The LTC2913CMS-1#PBF does not interpret or respond to negative potentials on any pin.
How is the reset timeout period set on the LTC2913CMS-1#PBF?
The reset timeout period on the LTC2913CMS-1#PBF is set by connecting an external capacitor (CTMR) between the TMR pin and GND. The timeout follows tUOTO ≈ 9ms/nF - e.g., a 22nF capacitor yields ~200ms. Tying TMR to VCC bypasses the timer entirely. The LTC2913CMS-1#PBF datasheet specifies CTMR ≥ 10pF minimum; leakage must stay below 1.3μA to maintain accuracy. Capacitor value directly determines fault-hold duration before UV/OV release.
What is the minimum VCC voltage required for valid operation of the LTC2913CMS-1#PBF?
The LTC2913CMS-1#PBF guarantees functional operation down to VCC = 1V: UV output asserts low and OV is blocked during undervoltage lockout (UVLO) below 2.0V, and both outputs remain valid with VOL ≤ 0.15V at VCC = 1V. This enables reliable brown-out detection and controlled shutdown in systems with wide-input DC-DC converters. Operation below 1V is not characterized or supported.
Does the LTC2913CMS-1#PBF support wired-OR connection of multiple supervisors?
Yes, the LTC2913CMS-1#PBF supports wired-OR configurations via its open-drain UV and OV outputs. Each output includes a weak internal pull-up to VCC but strong active-low pull-down, allowing multiple LTC2913CMS-1#PBF devices (or other open-drain supervisors) to share a common reset bus. External pull-up strength must be selected to ensure total pull-up current does not exceed individual device sink capability (2.5mA max at VCC = 2.3V).
LTC2913CMS-1#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 2
- Voltage - Threshold:
- Adjustable/Selectable
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- Adjustable/Selectable
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-MSOP
LTC2913CMS-1#PBF FAQ
1.How can I place an order for LTC2913CMS-1#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC2913CMS-1#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC2913CMS-1#PBF reliable?
The price and inventory of LTC2913CMS-1#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2913CMS-1#PBF is usually 5 days.
3.What payment methods are accepted for LTC2913CMS-1#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2913CMS-1#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC2913CMS-1#PBF?
LTC2913CMS-1#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC2913CMS-1#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC2913CMS-1#PBF?
For technical support, including LTC2913CMS-1#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2913CMS-1#PBF requirements.
6.How does Aetrix verify that LTC2913CMS-1#PBF is sourced from the original manufacturer or authorized distributors?
All LTC2913CMS-1#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2913CMS-1#PBF meets industry standards.
7.What is the process for return or replacement of LTC2913CMS-1#PBF?
All LTC2913CMS-1#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2913CMS-1#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC2913CMS-1#PBF part is unused and in its original packaging.
Return procedure for LTC2913CMS-1#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC2913CMS-1#PBF Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

