My Inquiry
My Account
Analog Devices Inc. LTC2913CMS-2#TRPBF
- Part No.:
- LTC2913CMS-2#TRPBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Supervisors
- Package:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
LTC2913CMS-2#TRPBF.pdf
- Description:
- IC SUPERVISOR 2 CHANNEL 10MSOP
- Quantity:
- Payment:
- Shipping:
Inventory:1,003
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2913CMS-2#TRPBF from Analog Devices (formerly Linear Technology) is a dual-input, dual-threshold voltage supervisor IC designed for simultaneous undervoltage (UV) and overvoltage (OV) monitoring of two independent power rails. It features adjustable UV/OV trip points with ±1.5% threshold accuracy, 44 μA quiescent current, open-drain UV/OV outputs, and a dedicated DIS pin to disable both outputs. It is used in desktop/notebook computers and network servers for core/I/O supply monitoring.
For engineers reviewing the LTC2913CMS-2#TRPBF datasheet, LTC2913CMS-2#TRPBF pinout, LTC2913CMS-2#TRPBF application, or LTC2913CMS-2#TRPBF equivalent, key selection criteria include its dual-rail UV/OV detection capability, guaranteed operation down to VCC = 1 V, adjustable reset timeout via external capacitor, glitch-immune comparator architecture, and DIS-enabled output disable functionality for system-level control during initialization or fault recovery.
Technical Context
The LTC2913CMS-2#TRPBF implements two independent voltage monitor channels-each with high-side (VHn) and low-side (VLn) inputs-enabling precise detection of both undervoltage (VHn < 0.5 V) and overvoltage (VLn > 0.5 V) conditions per rail. All four inputs share a common 500 mV internal reference with ±1.5% accuracy across –40°C to 125°C.
Its DIS pin (Pin 8) provides active-high output disable: when pulled high, UV and OV outputs are forced weakly high regardless of input faults-except during VCC undervoltage lockout (UVLO), where UV asserts low. The TMR pin (Pin 9) supports externally programmable timeout (6–14 ms with 1 nF) using a capacitor to ground, ensuring minimum reset pulse width after fault clearance.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Operating Range | 2.3 V to 6 V direct supply; shunt-regulated operation above 6 V with current-limiting resistor |
| UV/OV Threshold Accuracy | ±1.5% over full temperature range - ensures reliable trip point repeatability in supply-sensitive systems |
| Quiescent Current | 44 μA typical - enables micropower supervision in battery-backed or always-on subsystems |
| Minimum Valid VCC | 1 V - guarantees UV assertion and OV blocking during brownout, supporting ultra-low-voltage startup |
| Input Glitch Rejection | Integrated low-pass filtering on each comparator output - prevents false resets from transient noise without added hysteresis error |
| Reset Timeout Range | 6 ms to >100 ms (scalable via CTMR) - configurable delay holds UV/OV asserted after fault clearance for stable system recovery |
| Output Type | Open-drain UV and OV - supports wired-OR logic, level-shifting, and compatibility with multiple supply domains |
Pinout & Package
Package: 10-Lead MSOP (3mm × 3mm), RoHS-compliant, lead-free (#PBF), tape-and-reel (#TRPBF). Exposed pad optional for thermal enhancement.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VH1 (Pin 1) | Channel 1 High-Side Input | Detects undervoltage when voltage falls below 0.5 V; tied to resistive divider high tap for positive rail monitoring |
| VL1 (Pin 2) | Channel 1 Low-Side Input | Detects overvoltage when voltage rises above 0.5 V; tied to resistive divider low tap |
| VH2 (Pin 3) | Channel 2 High-Side Input | Second independent UV monitor input; identical electrical behavior to VH1 |
| VL2 (Pin 4) | Channel 2 Low-Side Input | Second independent OV monitor input; identical electrical behavior to VL1 |
| GND (Pin 5) | Ground Reference | Analog and digital ground return; must be low-impedance connection for accurate threshold sensing |
| OV (Pin 6) | Overvoltage Output | Open-drain logic output asserting low during any OV condition; disabled when DIS = high |
| UV (Pin 7) | Undervoltage Output | Open-drain logic output asserting low during any UV condition; asserts during VCC UVLO even if DIS = high |
| DIS (Pin 8) | Output Disable Control | Active-high input disabling both UV and OV outputs (except during VCC UVLO); internal 2 μA pull-down ensures safe default state |
| TMR (Pin 9) | Timeout Timer Input | Connects to external capacitor to set reset timeout period (≈9 ms/nF); tie to VCC to bypass timer |
| VCC (Pin 10) | Supply Voltage Input | Power input with internal 6.6 V shunt regulator; bypass with ≥0.1 μF ceramic capacitor to GND |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent UV/OV monitoring | Simultaneously supervises two power rails using four analog inputs (VH1/VL1 + VH2/VL2), eliminating need for multiple discrete supervisors |
| Adjustable trip thresholds | Configurable UV/OV points via external resistor dividers - supports custom nominal voltages (e.g., 5 V, 3.3 V, 12 V) with 10% tolerance |
| Guaranteed operation at 1 V VCC | Enables reliable reset assertion during deep brownout, critical for fail-safe power sequencing in multi-rail systems |
| Glitch-immune comparator architecture | Internal low-pass filtering rejects transients ≤100 μs without adding hysteresis-induced threshold error |
| Programmable reset timeout | External capacitor on TMR pin sets delay (6–14 ms typ. per nF) to hold UV/OV asserted after fault clearance - ensures stable post-fault recovery |
| Output disable via DIS pin | Allows system firmware or controller to suppress UV/OV signals during boot, test, or maintenance modes without altering hardware configuration |
Applications
| Desktop & Notebook Computers | Network Servers |
|---|---|
|
Use Scenario: Monitoring 5 V and 3.3 V core/I/O supplies during cold start and dynamic load changes. IC Role / Device Role / Timing Role: Dual-rail supervisor asserting synchronized reset pulses to CPU and peripheral controllers upon UV/OV fault detection. Use Value: Prevents erratic operation or data corruption by enforcing clean power-up sequencing and maintaining reset until both rails stabilize within ±10% tolerance. |
Use Scenario: Supervising redundant 12 V and 5 V PSUs in blade server chassis with hot-swap capability. IC Role / Device Role / Timing Role: Independent fault detection per rail with DIS pin coordinated by baseboard management controller (BMC) to mask transient faults during PSU switchover. Use Value: Enables graceful failover without system reboot by temporarily disabling UV/OV outputs during controlled PSU transition, then re-enabling supervision. |
| Industrial Embedded Controllers | Telecom Power Management |
|
Use Scenario: Monitoring isolated 24 V field bus and 3.3 V logic supply in PLC I/O modules operating in noisy factory environments. IC Role / Device Role / Timing Role: Glitch-filtered UV/OV detection with programmable timeout ensures immunity to EMI-induced transients while guaranteeing minimum reset pulse width for FPGA configuration. Use Value: Eliminates spurious resets caused by motor switching noise, improving system uptime and reducing field service calls. |
Use Scenario: Supervising primary 48 V telecom rectifier output and secondary 12 V DC-DC converter in access equipment. IC Role / Device Role / Timing Role: Dual-channel monitoring with DIS pin driven by system watchdog to disable outputs during firmware update, preventing unintended reset during code flash. Use Value: Supports zero-downtime firmware upgrades by decoupling power supervision from software execution context. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-supply monitoring applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LTC2913CDD-2#TRPBF | Same functionality and specifications, but in 3mm × 3mm DFN package with exposed pad (θJA = 43°C/W vs MSOP's 120°C/W) | Better thermal performance in space-constrained, high-power-density PCB layouts; requires different solder pad footprint | Select for improved thermal dissipation in compact industrial or telecom modules where board area is limited. |
| LTC2904CMS8#TRPBF | 3-state programmable dual supervisor with adjustable tolerance (0.5% to 5%), no DIS pin, fixed 200 ms timeout, SOT-23-8 package | Lacks output disable and adjustable timeout; offers tighter threshold accuracy but less flexibility in timing control | Choose when precise tolerance tuning is prioritized over programmable timing or active output suppression. |
Compared with LTC2913CMS-2#TRPBF, the DFN variant improves thermal resistance by 64%, while LTC2904CMS8#TRPBF trades DIS functionality and timeout adjustability for higher accuracy and smaller footprint - making each suitable for distinct layout, thermal, and control architecture requirements.
Availability
LTC2913CMS-2#TRPBF is available at Aetrix Electronics and suitable for desktop/notebook computers, network servers, and industrial embedded controllers requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for LTC2913CMS-2#TRPBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices acquired Linear Technology in 2017 and maintains its precision analog and power management portfolio. Linear pioneered high-accuracy voltage supervisors with micropower operation and robust noise immunity.
The LTC2913 series was designed specifically for space-constrained, multi-rail systems needing simultaneous UV/OV detection with minimal quiescent power - targeting computing, communications, and industrial infrastructure where reliability under voltage stress is critical.
FAQ
What is the function of the DIS pin on the LTC2913CMS-2#TRPBF?
The DIS (Disable) pin on the LTC2913CMS-2#TRPBF is an active-high control input that disables both the UV and OV open-drain outputs when pulled high. When DIS = high, UV and OV remain weakly pulled high regardless of input voltage conditions - except during VCC undervoltage lockout (UVLO), where UV asserts low. This allows system-level control of reset signaling during boot, test, or firmware updates. The LTC2913CMS-2#TRPBF includes a 2 μA internal pull-down on DIS, so leaving it unconnected defaults to normal supervision mode.
How does the LTC2913CMS-2#TRPBF differ from the LTC2913-1 version?
The LTC2913CMS-2#TRPBF implements output disable via the DIS pin, whereas the LTC2913-1 uses a LATCH pin to enable overvoltage latching. In the LTC2913CMS-2#TRPBF, pulling DIS high forces both UV and OV outputs high (except during UVLO), providing active suppression of reset signals. The LTC2913-1 instead latches OV low on fault detection and clears only when LATCH is pulled high. These are functionally distinct variants - the LTC2913CMS-2#TRPBF does not support latching, and the LTC2913-1 lacks DIS functionality. Pinouts also differ: Pin 8 is DIS in LTC2913CMS-2#TRPBF but LATCH in LTC2913-1.
What is the minimum VCC voltage required for the LTC2913CMS-2#TRPBF to assert valid UV and OV outputs?
The LTC2913CMS-2#TRPBF guarantees UV assertion and OV blocking down to VCC = 1 V, enabling reliable reset generation during severe brownout conditions. At VCC ≥ 2.3 V, full specification compliance applies - including ±1.5% threshold accuracy and 44 μA quiescent current. Below 2.3 V, the device remains functional but some parameters (e.g., VOL, tUOD) degrade gradually. The UVLO threshold is specified at 1.9 V to 2.1 V (rising), with 25 mV typical hysteresis, ensuring clean release after recovery. This behavior is fully characterized and guaranteed in the datasheet for the LTC2913CMS-2#TRPBF.
Can the LTC2913CMS-2#TRPBF monitor negative voltages?
No, the LTC2913CMS-2#TRPBF is designed exclusively for positive voltage monitoring. Its VHn and VLn inputs operate with respect to GND and require input voltages between –0.3 V and 7.5 V - but the internal 0.5 V threshold comparison is referenced to GND and optimized for detecting deviations from nominal positive rails (e.g., 3.3 V, 5 V, 12 V). For negative voltage supervision, Analog Devices offers the LTC2909 or LTC2914, which include dedicated negative-input circuitry and bipolar threshold references. Using the LTC2913CMS-2#TRPBF for negative rails would violate absolute maximum ratings and yield undefined behavior.
How is the reset timeout period set on the LTC2913CMS-2#TRPBF?
The reset timeout period on the LTC2913CMS-2#TRPBF is set by connecting an external capacitor (CTMR) between the TMR pin (Pin 9) and GND. The timeout scales linearly at ≈9 ms per nanofarad - e.g., a 1 nF capacitor yields ~8.5 ms typical timeout. The minimum recommended capacitance is 10 pF; larger values extend the timeout, limited only by capacitor leakage (must stay below 1.3 μA). Tying TMR directly to VCC bypasses the timer entirely, causing UV and OV to respond immediately to input faults without delay. This timing behavior is fully specified in the Electrical Characteristics table for the LTC2913CMS-2#TRPBF, with temperature and process variation accounted for.
LTC2913CMS-2#TRPBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 2
- Voltage - Threshold:
- Adjustable/Selectable
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- Adjustable/Selectable
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-MSOP
LTC2913CMS-2#TRPBF FAQ
1.How can I place an order for LTC2913CMS-2#TRPBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC2913CMS-2#TRPBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC2913CMS-2#TRPBF reliable?
The price and inventory of LTC2913CMS-2#TRPBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2913CMS-2#TRPBF is usually 5 days.
3.What payment methods are accepted for LTC2913CMS-2#TRPBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2913CMS-2#TRPBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC2913CMS-2#TRPBF?
LTC2913CMS-2#TRPBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC2913CMS-2#TRPBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC2913CMS-2#TRPBF?
For technical support, including LTC2913CMS-2#TRPBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2913CMS-2#TRPBF requirements.
6.How does Aetrix verify that LTC2913CMS-2#TRPBF is sourced from the original manufacturer or authorized distributors?
All LTC2913CMS-2#TRPBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2913CMS-2#TRPBF meets industry standards.
7.What is the process for return or replacement of LTC2913CMS-2#TRPBF?
All LTC2913CMS-2#TRPBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2913CMS-2#TRPBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC2913CMS-2#TRPBF part is unused and in its original packaging.
Return procedure for LTC2913CMS-2#TRPBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC2913CMS-2#TRPBF Tags
-
MIC826SYMT-TR
Microchip Technology
-
APX803S-31SA-7
Diodes Incorporated
-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments
-
V6340RSP3B+
EM Microelectronic
-
EM6325CXSP5B-2.9+
EM Microelectronic
-
MCP120T-300I/TT
Microchip Technology
-
MCP130T-315I/TT
Microchip Technology
-
MCP120T-475I/TT
Microchip Technology
-
MCP111T-300E/TT
Microchip Technology
-
MCP120T-315I/TT
Microchip Technology
-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
