Analog Devices Inc. LTC2913HDD-1#PBF
- Part No.:
- LTC2913HDD-1#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Supervisors
- Package:
- 10-WFDFN Exposed Pad
- Datasheet:
-
LTC2913HDD-1#PBF.pdf
- Description:
- IC SUPERVISOR 2 CHANNEL 10DFN
- Quantity:
- Payment:

- Shipping:

Inventory:167
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2913HDD-1#PBF from Analog Devices (formerly Linear Technology) is a dual-input, latching overvoltage/undervoltage supervisor IC designed for simultaneous monitoring of two independent supply rails in high-reliability embedded systems. It features ±1.5% threshold accuracy, 44 μA quiescent current, open-drain UV/OV outputs, and guaranteed operation down to VCC = 1 V. Used in industrial computing and network server power sequencing where fault persistence and glitch immunity are critical.
For engineers reviewing the LTC2913HDD-1#PBF datasheet, LTC2913HDD-1#PBF pinout, LTC2913HDD-1#PBF application, or LTC2913HDD-1#PBF equivalent, this page delivers verified functional identity, validated 10-pin DFN package mapping, confirmed latching OV behavior, precise trip timing parameters, and real-world design context - all extracted from official Linear Technology documentation and validated against Analog Devices' product specifications.
Technical Context
The LTC2913HDD-1#PBF implements two independent comparator pairs per monitored rail (VHn/VLn), each feeding into shared UV and OV logic outputs with adjustable timeout via external capacitor on TMR. Its internal shunt regulator enables direct operation from supplies up to 6 V or regulated operation above 6 V using an external series resistor.
Unlike the -2 variant, the LTC2913HDD-1#PBF uses the LATCH pin (Pin 8) to control OV output latching: low = latch on OV fault, high = clear latch and enable timeout-based OV release. Glitch filtering is implemented via internal low-pass integration at each comparator output, eliminating need for external hysteresis while maintaining ±1.5% threshold accuracy across –40°C to +125°C.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 2.3 V to 6 V (direct supply); >6 V requires external current-limiting resistor due to internal 6.6 V shunt regulator |
| Threshold Accuracy | ±1.5% over full temperature range (–40°C to +125°C), enabling precise 5 V ±10% or 3.3 V ±10% supply monitoring |
| Quiescent Current | 44 μA typical at 2.3–6 V, supporting battery-backed or ultra-low-power system supervision |
| UV/OV Timeout | Adjustable 6–14 ms via external TMR capacitor (e.g., 1 nF → 8.5 ms), ensuring minimum reset pulse width after fault clearance |
| Input Voltage Range | VHn/VLn tolerate –0.3 V to 7.5 V; OV/UV outputs rated to 16 V, supporting direct connection to higher-voltage rails |
| Output Type | Open-drain UV and OV outputs with weak internal pull-up to VCC and strong ground pull-down (VOL ≤ 0.15 V at ISINK = 100 μA, VCC = 1 V) |
| Operating Temp | –40°C to +125°C (H-grade), qualified for under-hood automotive, industrial control, and telecom infrastructure |
Pinout & Package
Package: 10-lead (3 mm × 3 mm) plastic DFN with exposed thermal pad (Pin 11, optional GND connection). Pin pitch: 0.5 mm. RoHS-compliant, lead-free #PBF finish.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VH1 (Pin 1) | Undervoltage sense input 1 | Asserts UV when voltage drops below 0.5 V threshold; tie to VCC if unused |
| VL1 (Pin 2) | Overvoltage sense input 1 | Asserts OV when voltage rises above 0.5 V threshold; tie to GND if unused |
| VH2 (Pin 3) | Undervoltage sense input 2 | Second independent UV monitor input; identical electrical behavior to VH1 |
| VL2 (Pin 4) | Overvoltage sense input 2 | Second independent OV monitor input; identical electrical behavior to VL1 |
| GND (Pin 5) | Device ground reference | Primary return path for internal circuitry and external sense resistors |
| OV (Pin 6) | Open-drain overvoltage output | Latches low on OV fault when LATCH = low; released after timeout when LATCH = high |
| UV (Pin 7) | Open-drain undervoltage output | Asserts low on any VHn < 0.5 V; held low for programmable timeout after recovery |
| LATCH (Pin 8) | OV latch control input | Low = enable latching; high = clear latch and enable timeout-based OV release |
| TMR (Pin 9) | Timeout timer capacitor connection | Connect CTMR to GND to set UV/OV assertion duration (9 ms/nF); tie to VCC to bypass |
| VCC (Pin 10) | Supply input / shunt regulator input | Accepts 2.3–6 V directly; >6 V requires series resistor to limit ICC ≤ 10 mA |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent UV/OV monitoring channels | Enables concurrent supervision of core and I/O rails (e.g., 5 V and 3.3 V) with shared logic outputs and single timeout control |
| Latching OV output (LTC2913-1 variant) | Ensures persistent fault signaling until manually cleared via LATCH pin, preventing transient OV events from being missed |
| Glitch-immune comparator architecture | Internal low-pass filtering eliminates need for external RC networks while preserving ±1.5% threshold accuracy |
| Adjustable reset timeout (6–14 ms) | Guarantees minimum reset pulse width for reliable microcontroller initialization after supply stabilization |
| Operation down to VCC = 1 V | Provides valid UV assertion and OV blocking during brown-out conditions, supporting fail-safe power-down sequencing |
Applications
| Industrial Network Server Power Monitoring | Automotive Infotainment Core Supply Supervision |
|---|---|
|
Use Scenario: Monitoring 12 V main and 5 V auxiliary rails in a ruggedized network switch operating in uncontrolled ambient environments. IC Role / Device Role / Timing Role: LTC2913HDD-1#PBF acts as primary fault detector, asserting latched OV on 12 V overvoltage and timed UV on 5 V undervoltage to trigger system-level shutdown. Use Value: ±1.5% threshold accuracy ensures detection within 50 mV of 12.0 V and 4.95 V limits; 125°C rating supports operation near hot ASICs. |
Use Scenario: Supervising 3.3 V SoC core and 1.8 V memory rails in an automotive infotainment head unit subject to load dump transients. IC Role / Device Role / Timing Role: LTC2913HDD-1#PBF provides dual-rail UV detection with 200 ms timeout (via 22 nF TMR cap) to prevent premature restart during engine cranking. Use Value: 44 μA quiescent current minimizes battery drain in always-on mode; latch function captures intermittent OV spikes from alternator regulation faults. |
| High-Density Telecom Line Card Voltage Sequencing | Ruggedized Industrial PLC Power Integrity Assurance |
|
Use Scenario: Ensuring correct power-up order and stable operation of FPGA, DDR, and analog front-end supplies on a compact line card. IC Role / Device Role / Timing Role: LTC2913HDD-1#PBF monitors 1.2 V FPGA core and 2.5 V I/O rails, generating synchronized UV reset pulses with adjustable delay to meet FPGA configuration timing windows. Use Value: Open-drain outputs allow wired-OR combination with other supervisors; 10-lead DFN (3 mm × 3 mm) saves PCB area versus discrete solutions. |
Use Scenario: Detecting undervoltage on 24 V DC field bus and 5 V logic supply in a factory-floor PLC exposed to EMI and voltage sags. IC Role / Device Role / Timing Role: LTC2913HDD-1#PBF serves as primary watchdog, asserting latched UV on 24 V sag and releasing only after manual LATCH pin intervention and timeout expiration. Use Value: –40°C to +125°C rating ensures reliability in non-climate-controlled enclosures; glitch filtering rejects EMI-induced false triggers without sacrificing response speed. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual UV/OV monitoring applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LTC2913HMS-1#PBF | Identical functionality and specs; differs only in 10-lead MSOP package (5 mm × 3 mm, 0.5 mm pitch) vs DFN | Preferred where hand-soldering, thermal relief pads, or legacy MSOP footprints are required | Select LTC2913HMS-1#PBF for easier rework or compatibility with existing MSOP layouts; same H-grade temp range and latching behavior. |
| LTC2904CMS8#PBF | Non-latching dual supervisor; ±0.75% threshold accuracy; fixed 200 ms timeout; 8-lead SOT-23 package | Lacks OV latch and independent VHn/VLn inputs; suited for simpler, cost-sensitive designs without persistent fault capture | Choose LTC2904CMS8#PBF only if latching is unnecessary and tighter threshold tolerance (±0.75%) outweighs loss of fault persistence and dual-input flexibility. |
Compared with LTC2913HDD-1#PBF, LTC2913HMS-1#PBF offers identical supervision logic in a larger, more thermally robust MSOP package, while LTC2904CMS8#PBF trades latching capability and dual-input configurability for lower cost and higher accuracy in basic dual-rail monitoring.
Availability
LTC2913HDD-1#PBF is available at Aetrix Electronics and suitable for industrial computing, telecom infrastructure, and automotive electronics requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for LTC2913HDD-1#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices acquired Linear Technology in 2017 and maintains full technical and manufacturing continuity for the LTC portfolio. Linear's legacy precision analog expertise underpins the LTC2913 series' metrology-grade voltage monitoring performance.
The LTC2913 product line was designed specifically for high-accuracy, low-power, multi-rail voltage supervision in space-constrained, thermally demanding applications - emphasizing threshold stability, glitch immunity, and flexible fault-handling modes like latching and disable.
FAQ
What is the key functional difference between LTC2913HDD-1#PBF and LTC2913HDD-2#PBF?
The LTC2913HDD-1#PBF implements latching overvoltage behavior controlled by the LATCH pin: pulling LATCH low causes OV to remain asserted until manually cleared. In contrast, LTC2913HDD-2#PBF replaces LATCH with DIS (disable) functionality - pulling DIS high forces both UV and OV outputs high regardless of input faults, except during VCC undervoltage lockout. This makes LTC2913HDD-1#PBF ideal for persistent fault capture, while the -2 variant suits applications requiring active output inhibition.
How does the LTC2913HDD-1#PBF achieve ±1.5% threshold accuracy over –40°C to +125°C?
The LTC2913HDD-1#PBF achieves ±1.5% threshold accuracy through laser-trimmed internal reference circuitry and matched comparator input stages, validated across temperature in production test. This specification applies to the 0.5 V internal trip point used for all VHn/VLn comparisons, and is independent of external resistor tolerances - though overall system accuracy also depends on RA/RB/RC divider precision as described in the datasheet's 3-step design procedure.
Can LTC2913HDD-1#PBF monitor negative voltages?
No, the LTC2913HDD-1#PBF is specified only for positive voltage monitoring: VHn and VLn inputs accept 0 V to 7.5 V, with trip thresholds fixed at 0.5 V. For negative rail supervision, Analog Devices offers the LTC2909 (dual UV/OV plus negative voltage monitor) or LTC2914 (quad UV/OV with up to two negative inputs), both in DFN packages and supporting –5 V to +5 V input ranges.
What is the minimum recommended capacitor value for the TMR pin on LTC2913HDD-1#PBF?
The minimum recommended capacitor value for the TMR pin on LTC2913HDD-1#PBF is 10 pF, as stated in the datasheet. Using less than 10 pF may result in unstable or undefined timeout behavior. A 1 nF capacitor yields a nominal timeout of 8.5 ms at 25°C, scaling linearly (9 ms/nF) across temperature. For longer delays, select low-leakage capacitors (leakage < 1.3 μA) to avoid timing drift.
Does LTC2913HDD-1#PBF require external pull-up resistors on UV and OV pins?
The LTC2913HDD-1#PBF includes weak internal pull-ups to VCC on both UV and OV pins, eliminating the need for external pull-ups in most applications. However, when VCC drops near 1 V, the internal pull-up strength diminishes significantly; in such cases - especially where OV state integrity is critical during brown-out - an external pull-up ≤ 100 kΩ is recommended to ensure reliable high-level signaling.
LTC2913HDD-1#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 10-WFDFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 2
- Voltage - Threshold:
- Adjustable/Selectable
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- Adjustable/Selectable
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-DFN (3x3)
LTC2913HDD-1#PBF FAQ
1.How can I place an order for LTC2913HDD-1#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC2913HDD-1#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC2913HDD-1#PBF reliable?
The price and inventory of LTC2913HDD-1#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2913HDD-1#PBF is usually 5 days.
3.What payment methods are accepted for LTC2913HDD-1#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2913HDD-1#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC2913HDD-1#PBF?
LTC2913HDD-1#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC2913HDD-1#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC2913HDD-1#PBF?
For technical support, including LTC2913HDD-1#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2913HDD-1#PBF requirements.
6.How does Aetrix verify that LTC2913HDD-1#PBF is sourced from the original manufacturer or authorized distributors?
All LTC2913HDD-1#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2913HDD-1#PBF meets industry standards.
7.What is the process for return or replacement of LTC2913HDD-1#PBF?
All LTC2913HDD-1#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2913HDD-1#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC2913HDD-1#PBF part is unused and in its original packaging.
Return procedure for LTC2913HDD-1#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC2913HDD-1#PBF Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
