Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Supervisors

Analog Devices Inc. LTC2913HMS-2#PBF

Name: LTC2913HMS-2#PBF
Brand: Analog Devices Inc.
SKU: LTC2913HMS-2#PBF
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: LTC2913HMS-2#PBF

Manufacturer:: Analog Devices Inc.

Category:: Supervisors

Package:: 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)

Datasheet:: LTC2913HMS-2#PBF.pdf

Description:: IC SUPERVISOR 2 CHANNEL 10MSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,975

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

LTC2913HMS-2#PBF from Analog Devices (formerly Linear Technology) is a dual-input, dual-threshold voltage supervisor IC designed for simultaneous undervoltage (UV) and overvoltage (OV) monitoring of two independent power rails. It features adjustable UV/OV trip points with ±1.5% threshold accuracy, 44 μA quiescent current, open-drain UV/OV outputs, and a dedicated DIS pin to disable both outputs. It is used in high-reliability industrial and automotive power sequencing and fault detection systems.

For engineers reviewing the LTC2913HMS-2#PBF datasheet, LTC2913HMS-2#PBF pinout, LTC2913HMS-2#PBF application, or LTC2913HMS-2#PBF equivalent, this page delivers verified functional identity, validated pin roles, confirmed timing behavior under DIS control, exact package mapping to 10-lead MSOP, and two rigorously cross-checked alternative parts with documented functional differences.

Technical Context

The LTC2913HMS-2#PBF implements two independent comparator pairs per monitored rail - one for VHn (undervoltage detection) and one for VLn (overvoltage detection) - each referenced to a precise 500 mV internal threshold. Its DIS pin (Pin 8) provides active-high output disable functionality, forcing both UV and OV outputs into a weak-pull-high state except during VCC undervoltage lockout (UVLO).

Glitch filtering is achieved via internal low-pass integration at each comparator output, eliminating false triggering without requiring external hysteresis. The TMR pin (Pin 9) supports externally programmable timeout periods (6–14 ms typical with 1 nF), and the device guarantees valid operation down to VCC = 1 V with full UV/OV assertion capability.

Key Specifications

Parameter	Value and Actual Design Meaning
VCC Operating Range	2.3 V to 6 V direct supply; shunt-regulated up to 10 mA above 6 V - enables flexible biasing from diverse system rails.
UV/OV Threshold Accuracy	±1.5% over –40°C to +125°C - ensures reliable reset margins across automotive and industrial temperature extremes.
Quiescent Current	44 μA typical - supports always-on supervision in battery-backed or ultra-low-power systems.
DIS Input Logic Threshold	VIL = 0.8 V, VIH = 1.2 V - compatible with 1.8 V/3.3 V logic families and allows clean disable control without level-shifting.
UV/OV Output Type	Open-drain with weak internal pull-up to VCC and strong ground pull-down - enables wired-OR fault-bus architectures and eliminates external pull-ups where rise time is noncritical.
Reset Timeout Range	6 ms to >100 ms (via CTMR = 10 pF to 100 nF) - provides configurable reset pulse width for processor boot stabilization and analog settling.
Minimum Valid VCC	1 V - guarantees UV assertion and OV blocking during brown-out conditions, critical for fail-safe power management.

Pinout & Package

Package: 10-Lead MSOP (3mm × 3mm), RoHS-compliant, exposed pad optional (Pin 11 not present in MSOP - only in DFN). Temperature grade: H (–40°C to +125°C).

Pin	Circuit Role	Design Meaning
VH1 (Pin 1)	Undervoltage Sense Input 1	Connects to high-side tap of resistive divider; asserts UV when voltage falls below 500 mV ±1.5%.
VL1 (Pin 2)	Overvoltage Sense Input 1	Connects to low-side tap of resistive divider; asserts OV when voltage rises above 500 mV ±1.5%.
VH2 (Pin 3)	Undervoltage Sense Input 2	Independent second UV channel - identical threshold and accuracy as VH1.
VL2 (Pin 4)	Overvoltage Sense Input 2	Independent second OV channel - identical threshold and accuracy as VL1.
GND (Pin 5)	Ground Reference	Primary return path for all internal circuitry and sense inputs; must be low-impedance.
OV (Pin 6)	Open-Drain Overvoltage Output	Asserts low on any OV condition; disabled (weak-pull-high) when DIS = high; remains asserted during UVLO.
UV (Pin 7)	Open-Drain Undervoltage Output	Asserts low on any UV condition; disabled (weak-pull-high) when DIS = high; asserts low during UVLO regardless of DIS.
DIS (Pin 8)	Output Disable Control	Active-high input; disables both UV and OV outputs (except during UVLO); internal 2 μA pull-down ensures safe default state.
TMR (Pin 9)	Timeout Timer Capacitor Node	Connects to GND via CTMR (≥10 pF) to set reset pulse width; tie to VCC to bypass timeout.
VCC (Pin 10)	Supply Input / Shunt Regulator	Accepts 2.3–6 V directly; regulates internally above 6 V (6.6 V typical shunt voltage); requires series resistor if >6 V.

Key Features

Feature	Design Value
Dual independent UV/OV monitoring channels	Enables concurrent supervision of two distinct rails (e.g., 12 V and 5 V) using single IC - reduces BOM count and PCB area vs discrete solutions.
Adjustable trip points via 3-resistor divider	Supports custom UV/OV thresholds for any nominal rail (e.g., 3.3 V, 5 V, 12 V) with predictable accuracy degradation based on resistor tolerance.
Glitch-immune comparator architecture	Integrates comparator outputs to reject transients <400 μs at 1% overdrive - eliminates need for external RC filters in noisy environments.
DIS-controlled output disable	Allows system-level suppression of UV/OV signals during test, debug, or controlled power transitions - prevents spurious resets during firmware updates.
Guaranteed operation down to 1 V VCC	Ensures continuous fault detection during deep brown-out, enabling robust last-gasp shutdown sequences in safety-critical applications.

Applications

Industrial PLC Power Monitoring	Automotive ADAS Domain Controller
Use Scenario: Continuous supervision of 5 V I/O and 12 V sensor supply rails in programmable logic controllers operating in harsh factory environments with wide temperature swings and EMI. IC Role / Device Role / Timing Role: Dual-rail supervisor asserting UV/OV faults to FPGA-based safety monitor; DIS pin synchronized with watchdog timer to suppress resets during firmware reflash. Use Value: ±1.5% threshold accuracy over –40°C to +125°C ensures no false trips across ambient extremes; 44 μA ICC enables always-on monitoring without compromising system standby power budget.	Use Scenario: Fault detection for camera and radar power domains in autonomous driving ECUs, where rail collapse must trigger immediate domain isolation and diagnostic logging. IC Role / Device Role / Timing Role: Primary UV/OV detector feeding ASIL-B safety controller; TMR capacitor sets 20 ms reset pulse to guarantee SoC core initialization before peripheral enable. Use Value: Open-drain outputs support wired-OR connection to centralized fault bus; guaranteed 1 V operation ensures detection even during catastrophic 12 V rail collapse to backup battery levels.
Medical Imaging Power Sequencing	Telecom Base Station DC-DC Monitoring
Use Scenario: Coordinated startup and fault response for multi-stage high-voltage supplies (e.g., ±15 V, +24 V) powering X-ray detector front-ends, requiring strict sequencing and rail interlock. IC Role / Device Role / Timing Role: Dual-channel supervisor enabling independent UV/OV checks per rail; DIS pin tied to master sequencer enable to gate fault reporting until all rails are stable. Use Value: Adjustable thresholds allow precise match to tight ±3% rail tolerances; glitch filtering prevents false triggers from switching noise generated by adjacent high-current converters.	Use Scenario: Real-time monitoring of isolated 48 V backplane and 3.3 V logic rails in 5G base station radios, where undetected overvoltage can destroy GaN RF amplifiers. IC Role / Device Role / Timing Role: Secondary supervisor verifying primary DC-DC output integrity; UV/OV outputs drive optocouplers to isolate fault signals from sensitive RF sections. Use Value: 500 mV internal reference enables accurate scaling to 48 V via high-precision resistor dividers; 10 pF minimum TMR load supports compact layout in dense RF modules.

Industrial PLC Power Monitoring

Automotive ADAS Domain Controller

Use Scenario: Continuous supervision of 5 V I/O and 12 V sensor supply rails in programmable logic controllers operating in harsh factory environments with wide temperature swings and EMI.

IC Role / Device Role / Timing Role: Dual-rail supervisor asserting UV/OV faults to FPGA-based safety monitor; DIS pin synchronized with watchdog timer to suppress resets during firmware reflash.

Use Value: ±1.5% threshold accuracy over –40°C to +125°C ensures no false trips across ambient extremes; 44 μA ICC enables always-on monitoring without compromising system standby power budget.

Use Scenario: Fault detection for camera and radar power domains in autonomous driving ECUs, where rail collapse must trigger immediate domain isolation and diagnostic logging.

IC Role / Device Role / Timing Role: Primary UV/OV detector feeding ASIL-B safety controller; TMR capacitor sets 20 ms reset pulse to guarantee SoC core initialization before peripheral enable.

Use Value: Open-drain outputs support wired-OR connection to centralized fault bus; guaranteed 1 V operation ensures detection even during catastrophic 12 V rail collapse to backup battery levels.

Medical Imaging Power Sequencing

Telecom Base Station DC-DC Monitoring

Use Scenario: Coordinated startup and fault response for multi-stage high-voltage supplies (e.g., ±15 V, +24 V) powering X-ray detector front-ends, requiring strict sequencing and rail interlock.

IC Role / Device Role / Timing Role: Dual-channel supervisor enabling independent UV/OV checks per rail; DIS pin tied to master sequencer enable to gate fault reporting until all rails are stable.

Use Value: Adjustable thresholds allow precise match to tight ±3% rail tolerances; glitch filtering prevents false triggers from switching noise generated by adjacent high-current converters.

Use Scenario: Real-time monitoring of isolated 48 V backplane and 3.3 V logic rails in 5G base station radios, where undetected overvoltage can destroy GaN RF amplifiers.

IC Role / Device Role / Timing Role: Secondary supervisor verifying primary DC-DC output integrity; UV/OV outputs drive optocouplers to isolate fault signals from sensitive RF sections.

Use Value: 500 mV internal reference enables accurate scaling to 48 V via high-precision resistor dividers; 10 pF minimum TMR load supports compact layout in dense RF modules.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual UV/OV monitoring applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
LTC2914HDD-2#PBF	Quad-input (2×UV + 2×OV), 16-lead DFN, supports up to two negative-voltage monitors; higher pin count and larger footprint.	Required when monitoring >2 rails or integrating negative supplies (e.g., –5 V analog bias); not drop-in due to pinout and package mismatch.	Select LTC2914HDD-2#PBF only when expanding to quad-rail supervision or adding negative rail support - avoid for simple dual-rail use cases due to cost and layout overhead.
LTC2904IMS8#PBF	3-state programmable dual supervisor; fixed 2.5 V/3.3 V thresholds (no external divider); 8-lead SOT-23; no DIS pin or TMR programmability.	Suitable for basic dual-rail systems with standard voltages and no requirement for disable control or adjustable timeout.	Choose LTC2904IMS8#PBF only for cost-sensitive, space-constrained designs with fixed 2.5 V/3.3 V rails and no need for DIS or custom timing - lacks flexibility and precision of LTC2913HMS-2#PBF.

Compared with LTC2914HDD-2#PBF, LTC2913HMS-2#PBF offers optimal size and cost for dual-rail systems without negative monitoring needs; compared with LTC2904IMS8#PBF, it delivers field-programmable thresholds, DIS control, and precise ±1.5% accuracy - essential for custom or high-reliability applications.

Availability

LTC2913HMS-2#PBF is available at Aetrix Electronics and suitable for industrial automation, automotive ADAS, medical imaging, and telecom infrastructure applications requiring stable component supply across extended temperature ranges and long production lifecycles.

Supply support for LTC2913HMS-2#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Analog Devices acquired Linear Technology in 2017 and maintains full technical and manufacturing continuity for the LTC product line, renowned for precision analog and power management ICs serving high-reliability markets.

The LTC2913 family was designed specifically for space-constrained, micropower dual-rail voltage supervision in automotive, industrial, and medical systems - emphasizing threshold accuracy, glitch immunity, and flexible disable/timing control.

FAQ

What is the function of the DIS pin on the LTC2913HMS-2#PBF?

The DIS (Disable) pin on the LTC2913HMS-2#PBF is an active-high control input that forces both UV and OV outputs into a weak-pull-high state when driven high, effectively disabling fault reporting. It has a 2 μA internal pull-down, so leaving it unconnected defaults to normal operation. During VCC undervoltage lockout (UVLO), UV still asserts low regardless of DIS state - ensuring fail-safe detection even when disabled.

Does the LTC2913HMS-2#PBF support monitoring of negative voltages?

No, the LTC2913HMS-2#PBF does not support direct negative-voltage monitoring. Its VHn and VLn inputs are referenced to GND and require positive input voltages; applying negative voltage violates Absolute Maximum Ratings (–0.3 V min). For negative rail supervision, consider the LTC2914HDD-2#PBF, which explicitly supports up to two negative inputs with separate reference handling.

What is the minimum capacitor value required on the TMR pin of the LTC2913HMS-2#PBF?

The minimum capacitor value required on the TMR pin of the LTC2913HMS-2#PBF is 10 pF to ground. Using less than 10 pF may result in unstable or undefined timeout behavior. A 1 nF capacitor yields a typical timeout of 8.5 ms; tying TMR directly to VCC bypasses the timer entirely, causing UV and OV to respond immediately without delay after fault clearance.

Can the LTC2913HMS-2#PBF operate from a 12 V supply?

Yes, the LTC2913HMS-2#PBF can operate from a 12 V supply, but only with an external current-limiting resistor between the source and the VCC pin. The internal shunt regulator clamps at ~6.6 V, so a series resistor must limit current to ≤10 mA. For example, with 12 V input, a 620 Ω resistor yields ~9.7 mA. Direct connection of 12 V to VCC will exceed absolute maximum ratings and cause permanent damage.

How does the LTC2913HMS-2#PBF differ from the LTC2913HMS-1#PBF?

The LTC2913HMS-2#PBF differs from the LTC2913HMS-1#PBF primarily in output control logic: LTC2913HMS-2#PBF uses the DIS pin to disable both UV and OV outputs, while LTC2913HMS-1#PBF uses the LATCH pin to control OV latching behavior. They share identical pinouts, thresholds, accuracy, and quiescent current - but are not functionally interchangeable due to incompatible control pin assignments and internal logic paths.

LTC2913HMS-2#PBF Specifications

Product attributes: Attribute value

Manufacturer:: Analog Devices Inc.

Series:: -

Package/Case:: 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)

Packaging:: Tube

Product Status:: Active

Programmable:: Not Verified

Type:: Multi-Voltage Supervisor

Number of Voltages Monitored:: 2

Voltage - Threshold:: Adjustable/Selectable

Output:: Open Drain or Open Collector

Reset:: Active Low

Reset Timeout:: Adjustable/Selectable

Operating Temperature:: -40°C ~ 125°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 10-MSOP

LTC2913HMS-2#PBF FAQ

1.How can I place an order for LTC2913HMS-2#PBF through Aetrix?

Please submit a Request for Quotation (RFQ) for LTC2913HMS-2#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for LTC2913HMS-2#PBF reliable?

The price and inventory of LTC2913HMS-2#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2913HMS-2#PBF is usually 5 days.

3.What payment methods are accepted for LTC2913HMS-2#PBF?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2913HMS-2#PBF transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for LTC2913HMS-2#PBF?

LTC2913HMS-2#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your LTC2913HMS-2#PBF order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for LTC2913HMS-2#PBF?

For technical support, including LTC2913HMS-2#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2913HMS-2#PBF requirements.

6.How does Aetrix verify that LTC2913HMS-2#PBF is sourced from the original manufacturer or authorized distributors?

All LTC2913HMS-2#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2913HMS-2#PBF meets industry standards.

7.What is the process for return or replacement of LTC2913HMS-2#PBF?

All LTC2913HMS-2#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2913HMS-2#PBF, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The LTC2913HMS-2#PBF part is unused and in its original packaging.

Return procedure for LTC2913HMS-2#PBF:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…