Analog Devices Inc. LTC2913IDD-2#TRPBF
- Part No.:
- LTC2913IDD-2#TRPBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Supervisors
- Package:
- 10-WFDFN Exposed Pad
- Datasheet:
-
LTC2913IDD-2#TRPBF.pdf
- Description:
- IC SUPERVISOR 2 CHANNEL 10DFN
- Quantity:
- Payment:

- Shipping:

Inventory:4,500
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2913IDD-2#TRPBF from Analog Devices (formerly Linear Technology) is a dual-input undervoltage/overvoltage supervisor IC designed for simultaneous monitoring of two independent power rails. It features adjustable UV/OV trip thresholds (±1.5% accuracy), 44μA quiescent current, open-drain UV/OV outputs, and a dedicated DIS pin to disable both outputs. It is used in desktop/notebook computers and network servers for core/I/O voltage supervision.
For engineers reviewing the LTC2913IDD-2#TRPBF datasheet, LTC2913IDD-2#TRPBF pinout, LTC2913IDD-2#TRPBF application, or LTC2913IDD-2#TRPBF equivalent, key selection criteria include guaranteed 1V operation, glitch-filtered timing, adjustable reset timeout via external capacitor, and explicit output disable functionality unique to the -2 variant.
Technical Context
The LTC2913IDD-2#TRPBF implements two independent comparator pairs per monitored rail-one for undervoltage (VHn inputs) and one for overvoltage (VLn inputs)-with shared open-drain UV and OV outputs. Its internal shunt regulator enables operation from supplies up to 6V directly or higher voltages with external current limiting.
Unlike the LTC2913-1 variant, the -2 version replaces the LATCH pin with DIS (Pin 8), allowing full disable of both UV and OV outputs when pulled high-except during VCC undervoltage lockout (UVLO), where UV asserts low regardless. The TMR pin supports programmable timeout (6–14ms typical with 1nF) and can be strapped to VCC to bypass timing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 2.3V to 6V direct supply; >6V requires series resistor due to internal 6.6V shunt regulator |
| UV/OV Threshold Accuracy | ±1.5% over full temperature range-enables precise 5V ±10% or 3.3V ±10% supply margining |
| Quiescent Current | 44μA typical-supports battery-backed or ultra-low-power systems without compromising supervision integrity |
| Output Type | Open-drain UV and OV with weak internal pull-up to VCC-enables wired-OR reset bus and level-shifting flexibility |
| DIS Pin Function | Active-high disable: forces UV/OV high except during VCC UVLO (1.9–2.1V threshold), simplifying system-controlled reset gating |
| Reset Timeout | Adjustable 6–14ms (typical) via external capacitor on TMR pin-ensures minimum reset pulse width after fault clearance |
| Glitch Immunity | Integrated low-pass filtering at each comparator input-rejects transients <500μs at 1% overdrive, eliminating need for external RC filters |
Pinout & Package
Package: 10-lead (3mm × 3mm) plastic DFN with exposed pad (Pin 11, optional GND connection).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VH1 (Pin 1) | Undervoltage sense input 1 | Triggers UV when voltage falls below 0.5V threshold; tie to VCC if unused |
| VL1 (Pin 2) | Overvoltage sense input 1 | Triggers OV when voltage rises above 0.5V threshold; tie to GND if unused |
| VH2 (Pin 3) | Undervoltage sense input 2 | Independent second UV channel-enables dual-rail monitoring (e.g., 5V + 3.3V) |
| VL2 (Pin 4) | Overvoltage sense input 2 | Independent second OV channel-supports separate trip points per rail via resistor dividers |
| GND (Pin 5) | Ground reference | Primary return path for all analog and digital circuitry; connects to exposed pad for thermal performance |
| OV (Pin 6) | Overvoltage logic output | Open-drain active-low output; disabled when DIS = high (except during UVLO) |
| UV (Pin 7) | Undervoltage logic output | Open-drain active-low output; asserts low at VCC ≥1V and remains asserted until timeout expires post-recovery |
| DIS (Pin 8) | Output disable control | Active-high input (VIH ≥1.2V); disables UV/OV outputs but allows UV assertion during VCC UVLO |
| TMR (Pin 9) | Reset timeout timer | Connects to external capacitor (≥10pF) to set delay; strap to VCC to bypass timing |
| VCC (Pin 10) | Supply voltage input | Power source and internal reference; operates as shunt regulator above 6V with max 10mA input current |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent UV/OV monitoring | Simultaneously supervises two power rails using four sense inputs (VH1/VL1, VH2/VL2) with shared outputs-reduces BOM count vs discrete supervisors |
| Guaranteed operation down to 1V VCC | Enables reliable reset assertion during brown-out conditions before microcontroller fails-critical for safe power-down sequencing |
| Adjustable reset timeout | External capacitor on TMR pin sets delay (e.g., 22nF → ~200ms); ensures sufficient hold time for power rail settling after fault recovery |
| Output disable via DIS pin | Allows system-level override of supervision outputs without removing power-essential for test modes, firmware updates, or controlled boot sequences |
| ±1.5% threshold accuracy | Minimizes design margin overhead; supports tight-tolerance applications like DDR memory VDDQ or FPGA core voltage monitoring |
Applications
| Desktop Computer Power Sequencing | Notebook Computer Battery Management |
|---|---|
Use Scenario: Monitoring 12V main rail and 5V standby rail during cold boot and sleep/wake transitions. IC Role / Device Role / Timing Role: LTC2913IDD-2#TRPBF acts as primary supervisor-asserting UV during VCC ramp-up, holding reset until both rails stabilize, then disabling outputs via DIS during OS handoff. Use Value: Prevents CPU execution before stable power, eliminates spurious resets from transient coupling between rails, and enables BIOS-controlled reset release. | Use Scenario: Supervising 3.3V I/O and 1.8V core voltages in battery-powered mode with dynamic voltage scaling. IC Role / Device Role / Timing Role: LTC2913IDD-2#TRPBF monitors both rails simultaneously; DIS pin is toggled by PMIC to gate reset during DVFS transitions without interrupting supervision. Use Value: Maintains deterministic reset behavior across voltage changes, avoids race conditions between rail sequencing and processor wake, and reduces external logic count. |
| Network Server Core Voltage Monitoring | Industrial Embedded Controller Power Integrity |
Use Scenario: Continuous supervision of 5V and 3.3V rails in redundant power supply systems with hot-swap capability. IC Role / Device Role / Timing Role: LTC2913IDD-2#TRPBF provides glitch-immune UV/OV detection; TMR capacitor sets 100ms timeout to absorb brief dips during PSU switchover. Use Value: Eliminates false resets caused by millisecond-scale supply interruptions, ensures clean reboot only on sustained faults, and supports N+1 PSU architectures. | Use Scenario: Monitoring 24V DC input and isolated 5V logic rail in PLC backplane modules operating in noisy factory environments. IC Role / Device Role / Timing Role: LTC2913IDD-2#TRPBF uses resistor dividers on VH1/VL1 for 24V and direct connection on VH2/VL2 for 5V; DIS pin held high during firmware update to suppress resets. Use Value: Guarantees immunity to EMI-induced transients on industrial buses, enables safe field updates without unintended reboots, and meets IEC 61000-4-4 compliance requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-supply monitoring applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LTC2913CMS-2 | Same electrical specs and pinout, but in 10-lead MSOP package (4.9mm × 3mm) instead of 3mm × 3mm DFN | Requires PCB layout change due to larger footprint and different thermal pad; less suitable for space-constrained portable designs | Select LTC2913CMS-2 only when MSOP assembly infrastructure is already in place or thermal dissipation requirements exceed DFN capability. |
| LTC2904CMS8#PBF | 8-lead SOT-23, 3-state programmable dual supervisor; lacks DIS pin and adjustable timeout; fixed 1.25V threshold reference | No output disable function; requires external logic for gated reset; limited to lower-voltage rails (<6V) without divider networks | Choose LTC2904CMS8#PBF only for cost-sensitive, single-rail applications where DIS functionality and precision timing are unnecessary. |
Compared with LTC2913CMS-2, the LTC2913IDD-2#TRPBF offers identical supervision functionality in a smaller, thermally superior DFN package-ideal for compact computing platforms. Versus LTC2904CMS8#PBF, it delivers critical features including output disable, programmable timeout, and guaranteed 1V operation, making it suitable for robust multi-rail systems requiring deterministic reset control.
Availability
LTC2913IDD-2#TRPBF is available at Aetrix Electronics and suitable for desktop computers, network servers, and industrial embedded controllers requiring stable component supply across extended temperature ranges (–40°C to 85°C).
Supply support for LTC2913IDD-2#TRPBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices acquired Linear Technology in 2017 and maintains its precision analog portfolio. Linear pioneered high-performance voltage supervisors with sub-μA quiescent current and ±1% threshold accuracy.
The LTC2913 family was designed specifically for space-constrained, multi-rail computing and communications equipment requiring simultaneous UV/OV monitoring with minimal board area and power consumption.
FAQ
What is the minimum VCC voltage required for LTC2913IDD-2#TRPBF to assert a valid UV output?
The LTC2913IDD-2#TRPBF guarantees UV output assertion down to VCC = 1V. Below this, operation is not specified. At VCC ≥1V, UV pulls low immediately upon power-up and remains asserted until all VH inputs recover and the TMR timeout expires. This ensures fail-safe reset generation even during severe brown-out conditions before the host microcontroller becomes operational.
How does the DIS pin on LTC2913IDD-2#TRPBF behave during VCC undervoltage lockout?
During VCC undervoltage lockout (UVLO), which occurs when VCC drops below 1.9–2.1V, the DIS pin is overridden: UV asserts low regardless of DIS state, while OV is blocked from asserting. This ensures mandatory reset activation during critical supply collapse-even if DIS is held high for normal operation. Once VCC rises above UVLO threshold, DIS regains control over both outputs.
Can LTC2913IDD-2#TRPBF monitor negative voltages?
No, the LTC2913IDD-2#TRPBF is designed exclusively for positive voltage monitoring. Its VHn and VLn inputs operate with reference to GND and require input voltages between –0.3V and 7.5V. For negative rail supervision, Analog Devices offers the LTC2909 or LTC2914, which support dedicated negative input configurations with separate bias references.
What is the maximum recommended capacitor value for the TMR pin on LTC2913IDD-2#TRPBF?
There is no strict upper limit, but capacitor leakage current must not exceed 1.3μA-the minimum TMR charging current. For long timeouts (e.g., >1s), use low-leakage film or NP0/C0G ceramics. Electrolytics and high-K ceramics (X7R, Y5V) are discouraged due to leakage and voltage coefficient effects. With a 100nF capacitor, timeout exceeds 100ms; verify actual delay using the formula CTMR = tUOTO × 115 × 10⁻⁹.
Does LTC2913IDD-2#TRPBF require external pull-up resistors on UV and OV pins?
External pull-ups are optional but recommended for critical timing. The LTC2913IDD-2#TRPBF includes weak internal pull-ups (~400kΩ) to VCC, sufficient for non-time-critical applications. However, for fast rise times or wired-OR configurations, add external pull-ups ≤100kΩ-especially on OV when VCC < 2V, where internal pull-up strength diminishes significantly.
LTC2913IDD-2#TRPBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 10-WFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 2
- Voltage - Threshold:
- Adjustable/Selectable
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- Adjustable/Selectable
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-DFN (3x3)
LTC2913IDD-2#TRPBF FAQ
1.How can I place an order for LTC2913IDD-2#TRPBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC2913IDD-2#TRPBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC2913IDD-2#TRPBF reliable?
The price and inventory of LTC2913IDD-2#TRPBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2913IDD-2#TRPBF is usually 5 days.
3.What payment methods are accepted for LTC2913IDD-2#TRPBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2913IDD-2#TRPBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC2913IDD-2#TRPBF?
LTC2913IDD-2#TRPBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC2913IDD-2#TRPBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC2913IDD-2#TRPBF?
For technical support, including LTC2913IDD-2#TRPBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2913IDD-2#TRPBF requirements.
6.How does Aetrix verify that LTC2913IDD-2#TRPBF is sourced from the original manufacturer or authorized distributors?
All LTC2913IDD-2#TRPBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2913IDD-2#TRPBF meets industry standards.
7.What is the process for return or replacement of LTC2913IDD-2#TRPBF?
All LTC2913IDD-2#TRPBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2913IDD-2#TRPBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC2913IDD-2#TRPBF part is unused and in its original packaging.
Return procedure for LTC2913IDD-2#TRPBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC2913IDD-2#TRPBF Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
