Analog Devices Inc. LTC2913IMS-1#PBF
- Part No.:
- LTC2913IMS-1#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Supervisors
- Package:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
LTC2913IMS-1#PBF.pdf
- Description:
- IC SUPERVISOR 2 CHANNEL 10MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:672
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2913IMS-1#PBF from Analog Devices (formerly Linear Technology) is a dual-input undervoltage/overvoltage supervisor IC with latching OV output, designed for simultaneous monitoring of two independent power rails in embedded and computing systems. It features ±1.5% threshold accuracy, 44 μA quiescent current, adjustable reset timeout via external capacitor, open-drain UV/OV outputs, and guaranteed operation down to VCC = 1 V. It is used in desktop/notebook computers and network servers for core/I/O voltage supervision.
For engineers reviewing the LTC2913IMS-1#PBF datasheet, LTC2913IMS-1#PBF pinout, LTC2913IMS-1#PBF application, or LTC2913IMS-1#PBF equivalent, key selection considerations include its dual UV/OV input architecture, latch-enabled OV output (LTC2913-1 variant), glitch-filtered comparator timing, MSOP-10 package compatibility, and precise 500 mV internal reference tolerance.
Technical Context
The LTC2913IMS-1#PBF implements two independent high-side (VH1/VH2) and low-side (VL1/VL2) comparator pairs, each referencing a common 500 mV internal threshold with ±1.5% accuracy over –40°C to 85°C. Its UV output asserts low when either VH input falls below threshold; OV asserts low when either VL input exceeds threshold - and latches low until cleared via the LATCH pin.
Glitch immunity is achieved through internal low-pass filtering at each comparator output, eliminating need for external hysteresis while maintaining clean reset assertion. The TMR pin supports programmable timeout (6–14 ms typical with 1 nF) to ensure minimum reset pulse width after fault clearance, and the VCC pin integrates a 6.6 V shunt regulator enabling direct connection to supplies up to 6 V or higher with series resistor.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VUOT Threshold | 500 mV ±1.5% - defines precise UV/OV trip point for all inputs across temperature |
| ICC Quiescent Current | 44 μA typical - enables micropower system-level supervision without burdening supply |
| VCC Operating Range | 1 V to 6 V - guarantees UV/OV output validity even during brownout conditions |
| tUOD Propagation Delay | 50–500 μs - ensures fast fault detection while rejecting sub-μs noise transients |
| tUOTO Timeout Period | 6–14 ms (with 1 nF on TMR) - provides configurable reset hold time for system stabilization |
| Output Type | Open-drain UV/OV - supports wired-OR reset bus and flexible pull-up voltage selection |
| Package | 10-Lead MSOP - compact footprint with exposed pad option for thermal management |
Pinout & Package
Package: 10-Lead MSOP (3mm × 3mm), RoHS-compliant, with optional exposed pad (not electrically connected by default).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VH1 (Pin 1) | High-side voltage monitor input 1 | Detects undervoltage when voltage drops below 500 mV; tie to VCC if unused |
| VL1 (Pin 2) | Low-side voltage monitor input 1 | Detects overvoltage when voltage rises above 500 mV; tie to GND if unused |
| VH2 (Pin 3) | High-side voltage monitor input 2 | Independent second UV channel; identical threshold and timing behavior as VH1 |
| VL2 (Pin 4) | Low-side voltage monitor input 2 | Independent second OV channel; identical threshold and timing behavior as VL1 |
| GND (Pin 5) | Device ground reference | Common return path for all analog and digital circuitry; must be low-impedance |
| OV (Pin 6) | Open-drain overvoltage logic output | Latches low on fault (LTC2913-1); requires external pull-up; sinks ≥2.5 mA at VCC = 2.3 V |
| UV (Pin 7) | Open-drain undervoltage logic output | Asserts low on any VH input undervoltage; timeout-controlled release; same drive specs as OV |
| LATCH (Pin 8) | OV latch clear/bypass control | Pull low to enable latching; pull high to clear latch and revert OV to UV-style timing |
| TMR (Pin 9) | Reset timeout timer capacitor connection | Connect CTMR ≥10 pF to GND to set delay; tie to VCC to bypass timeout function |
| VCC (Pin 10) | Supply input / shunt-regulated power pin | Operates directly up to 6 V; >6 V requires series resistor to limit current to ≤10 mA |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent UV/OV monitoring channels | Simultaneously supervises two power rails using four dedicated inputs (VH1/VL1 + VH2/VL2) with shared outputs |
| Latching OV output (LTC2913-1 variant) | OV remains asserted until explicitly cleared via LATCH pin - critical for fault logging and manual recovery |
| Glitch-filtered comparators | Internal low-pass filtering rejects short-duration noise without adding hysteresis-induced threshold error |
| Adjustable reset timeout | Programmable 6–14 ms (typ.) delay via external capacitor on TMR pin ensures reliable system reset hold time |
| Micropower operation | 44 μA typical ICC enables battery-backed or always-on supervision in energy-constrained designs |
| Wide VCC range with integrated shunt regulator | Functions from 1 V to 6 V; internal 6.6 V shunt allows safe operation from higher supplies with simple resistor limiting |
Applications
| Desktop Computer Power Sequencing | Notebook System Voltage Integrity |
|---|---|
|
Use Scenario: Monitoring 12 V, 5 V, and 3.3 V rails during boot and runtime in ATX-compliant motherboards. IC Role / Device Role / Timing Role: LTC2913IMS-1#PBF acts as dual-rail supervisor, asserting UV/OV to system reset controller upon out-of-tolerance events. Use Value: Prevents processor lockup or memory corruption by ensuring all supplies meet specification before releasing reset. |
Use Scenario: Supervising core (1.8 V) and I/O (3.3 V) voltages in portable computing platforms with tight power budgets. IC Role / Device Role / Timing Role: LTC2913IMS-1#PBF provides latched OV indication for overvoltage faults on DC-DC converter outputs. Use Value: Enables firmware-triggered shutdown or alert before damage occurs, leveraging LATCH pin for persistent fault capture. |
| Network Server Core Voltage Monitor | Industrial Embedded Controller Supply Watchdog |
|
Use Scenario: Dual-monitoring of redundant 5 V and 3.3 V backup supplies in 1U rack-mounted servers. IC Role / Device Role / Timing Role: LTC2913IMS-1#PBF delivers synchronized UV/OV signals to baseboard management controller (BMC) via open-drain bus. Use Value: Supports hot-swap capability and graceful failover by detecting marginal supply degradation before catastrophic failure. |
Use Scenario: Continuous supervision of isolated 24 V field power and 5 V logic rail in PLC I/O modules operating at –40°C to 85°C. IC Role / Device Role / Timing Role: LTC2913IMS-1#PBF serves as hardware-enforced watchdog, asserting UV on brownout with 500 μs max delay. Use Value: Guarantees deterministic reset under harsh EMI environments due to built-in glitch rejection and ±1.5% threshold stability. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual UV/OV monitoring applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LTC2914CMS#PBF | Quad UV/OV monitor with support for negative voltage inputs; larger 16-lead SSOP/DFN package; higher ICC (65 μA) | Required for systems needing four monitored rails or mixed positive/negative supply supervision | Select LTC2914CMS#PBF only when expanding beyond two rails or requiring negative rail monitoring capability |
| LTC2904CMS8#PBF | 3-state programmable dual supply monitor; fixed 2.5 V/3.3 V thresholds; no latching OV; SOT-23-8 package | Suitable for cost-sensitive, space-constrained designs where latching and adjustable thresholds are unnecessary | Choose LTC2904CMS8#PBF for simpler, lower-pin-count supervision without latch or fine threshold tuning |
Compared with LTC2914CMS#PBF and LTC2904CMS8#PBF, the LTC2913IMS-1#PBF uniquely balances dual-rail precision (±1.5%), latching OV response, micropower consumption (44 μA), and compact MSOP-10 packaging - making it optimal for mid-complexity computing and industrial power integrity applications where fault persistence and low overhead are essential.
Availability
LTC2913IMS-1#PBF is available at Aetrix Electronics and suitable for desktop computers, network servers, and industrial embedded controllers requiring stable component supply, long-term lifecycle support, and guaranteed performance across –40°C to 85°C.
Supply support for LTC2913IMS-1#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices acquired Linear Technology in 2017 and maintains full technical and manufacturing continuity for all Linear-supervised products.
The LTC2913IMS-1#PBF belongs to Linear's precision voltage supervisor product line, engineered specifically for high-reliability power sequencing and fault detection in computing, communications, and industrial equipment.
FAQ
What is the operating temperature range for the LTC2913IMS-1#PBF?
The LTC2913IMS-1#PBF is rated for operation from –40°C to +85°C (Industrial grade). This is confirmed by the "I" suffix in the part number and specified in the Absolute Maximum Ratings table. The device maintains ±1.5% threshold accuracy across this full range, and its MSOP-10 package has θJA = 120°C/W for thermal design validation.
Does the LTC2913IMS-1#PBF support latching overvoltage detection?
Yes - the LTC2913IMS-1#PBF is the -1 variant, which implements latching OV functionality. When an overvoltage condition occurs on either VL1 or VL2, the OV pin latches low and remains asserted until the LATCH pin is pulled high. This behavior is explicitly defined in the product description and block diagram, distinguishing it from the -2 variant.
How is the reset timeout period configured on the LTC2913IMS-1#PBF?
The reset timeout period is set by connecting an external capacitor (CTMR) between the TMR pin (Pin 9) and GND. With CTMR = 1 nF, the typical timeout is 8.5 ms. The relationship is linear: tUOTO ≈ 9 ms/nF. Tying TMR to VCC disables the timeout, causing immediate UV/OV release after fault clearance.
Can the LTC2913IMS-1#PBF monitor voltages higher than 6 V?
Yes - the VCC pin incorporates an internal 6.6 V shunt regulator. To monitor supplies >6 V (e.g., 12 V), connect the supply to VCC through a series current-limiting resistor. The resistor value must ensure input current stays ≤10 mA at maximum supply voltage, per Absolute Maximum Ratings.
What are the absolute maximum ratings for the VH and VL input pins on the LTC2913IMS-1#PBF?
The VHn and VLn pins have an absolute maximum rating of –0.3 V to +7.5 V. This allows safe interfacing with resistive divider networks referenced to higher supply rails (e.g., 12 V), provided the divider scales input to ≤7.5 V. Exceeding this range risks permanent damage, as stated in the Absolute Maximum Ratings table.
LTC2913IMS-1#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 2
- Voltage - Threshold:
- Adjustable/Selectable
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- Adjustable/Selectable
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-MSOP
LTC2913IMS-1#PBF FAQ
1.How can I place an order for LTC2913IMS-1#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC2913IMS-1#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC2913IMS-1#PBF reliable?
The price and inventory of LTC2913IMS-1#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2913IMS-1#PBF is usually 5 days.
3.What payment methods are accepted for LTC2913IMS-1#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2913IMS-1#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC2913IMS-1#PBF?
LTC2913IMS-1#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC2913IMS-1#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC2913IMS-1#PBF?
For technical support, including LTC2913IMS-1#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2913IMS-1#PBF requirements.
6.How does Aetrix verify that LTC2913IMS-1#PBF is sourced from the original manufacturer or authorized distributors?
All LTC2913IMS-1#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2913IMS-1#PBF meets industry standards.
7.What is the process for return or replacement of LTC2913IMS-1#PBF?
All LTC2913IMS-1#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2913IMS-1#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC2913IMS-1#PBF part is unused and in its original packaging.
Return procedure for LTC2913IMS-1#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC2913IMS-1#PBF Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

