Analog Devices Inc. LTC2914CDHC-1#PBF
- Part No.:
- LTC2914CDHC-1#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Supervisors
- Package:
- 16-WFDFN Exposed Pad
- Datasheet:
-
LTC2914CDHC-1#PBF.pdf
- Description:
- IC SUPERVISOR 4 CHANNEL 16DFN
- Quantity:
- Payment:

- Shipping:

Inventory:4,056
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2914CDHC-1#PBF from Analog Devices (formerly Linear Technology) is a quad-input UV/OV supply monitor IC for simultaneous monitoring of four independent voltage rails-supporting both positive and negative supplies-with ±1.5% threshold accuracy over temperature, 62 µA quiescent current, and latching OV output. It serves in desktop/notebook computers and network servers as a space-constrained, micropower system supervisor for core/I/O voltage integrity.
For engineers reviewing the LTC2914CDHC-1#PBF datasheet, LTC2914CDHC-1#PBF pinout, LTC2914CDHC-1#PBF application, or LTC2914CDHC-1#PBF equivalent, key selection criteria include guaranteed 1V minimum VCC operation, adjustable reset timeout via external capacitor, buffered 1V reference for negative rail monitoring, and latched OV behavior distinguishing it from the -2 variant.
Technical Context
The LTC2914CDHC-1#PBF implements four independent comparator pairs (VHn/VLn), each configurable for positive or negative polarity via the three-state SEL pin. All UV conditions drive a common open-drain UV output; all OV conditions drive a common open-drain OV output with latching capability controlled by the LATCH pin.
Threshold detection uses a precision 0.5 V internal reference (±1.5% over 0°C to 70°C), referenced to a buffered 1 V output (±15 mV over temperature). Input glitch rejection is achieved through internal low-pass filtering on each comparator output, eliminating need for external hysteresis while maintaining accurate trip points.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Operating Range | 2.3 V to 6 V direct supply; internal 6.6 V shunt regulator enables >6 V operation with series resistor |
| UV/OV Threshold Accuracy | ±1.5% over full 0°C to 70°C range - ensures reliable reset assertion within tight supply tolerance bands |
| Quiescent Current | 62 µA typical - enables always-on supervision in battery-backed or ultra-low-power systems |
| Reference Output | 1.000 V ±15 mV buffered output - drives capacitive loads ≤1 nF; used to offset negative-rail divider networks |
| Reset Timeout Range | 6 ms to 14 ms (–40°C to 125°C) with 1 nF CTMR - adjustable via external capacitor on TMR pin |
| Input Voltage Range (VHn/VLn) | –0.3 V to 7.5 V - supports monitoring of two negative supplies (e.g., –5 V, –12 V) using REF and SEL |
| OV Output Behavior | Latching: OV remains asserted low after fault clears until LATCH pin is pulled high - prevents spurious recovery during marginal conditions |
Pinout & Package
Package: 16-lead (5 mm × 3 mm) plastic DFN with exposed pad (Pin 17, optional GND connection); RoHS-compliant, lead-free finish; operating temperature range 0°C to 70°C.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VH1–VH4 (Pins 1,3,5,7) | High-side voltage inputs | Trigger UV when below 0.5 V (positive mode) or OV when below 0.5 V (negative mode, per SEL) |
| VL1–VL4 (Pins 2,4,6,8) | Low-side voltage inputs | Trigger OV when above 0.5 V (positive mode) or UV when above 0.5 V (negative mode, per SEL) |
| VCC (Pin 16) | Supply input / shunt regulator | Operates directly up to 6 V; regulates at ~6.6 V above 6 V with external current-limiting resistor |
| UV (Pin 12), OV (Pin 11) | Open-drain logic outputs | Common UV/OV assertion; OV latches low when LATCH = low; both weakly pull up to VCC |
| LATCH (Pin 13) | OV latch control | Pull low to enable latching; pull high to clear latch or bypass latching (OV behaves like UV) |
| SEL (Pin 14) | Three-state polarity select | Connect to VCC/GND/open to configure V3/V4 inputs for positive/negative/positive monitoring respectively |
| TMR (Pin 15) | Timeout timer control | Capacitor to GND sets UV/OV hold time; tie to VCC to disable timeout |
| REF (Pin 10) | Buffered 1 V reference | Sources/sinks ±1 mA; used to bias negative-supply resistive dividers; stable to 1 nF load |
| GND (Pin 9) | Device ground | Primary return path; exposed pad (Pin 17) may be connected to PCB GND for thermal performance |
Key Features
| Feature | Design Value |
|---|---|
| Quad independent UV/OV monitoring | Four VH/VL input pairs enable simultaneous supervision of 5 V, 3.3 V, 2.5 V, and 1.8 V rails without external comparators |
| Configurable polarity per channel | SEL pin selects polarity for V3/V4 inputs - supports mixed positive/negative rail monitoring in single IC |
| Latching OV output | LATCH pin provides hardware-controlled fault retention - eliminates need for external latch or microcontroller polling |
| Glitch-immune comparator architecture | Internal low-pass filtering rejects transients <500 µs duration - avoids false resets without adding threshold hysteresis error |
| 1 V buffered reference | Enables accurate negative-voltage monitoring using standard resistor dividers - no external reference required |
Applications
| Desktop Power Integrity | Notebook System Supervision |
|---|---|
Use Scenario: Monitoring 5 V, 3.3 V, 2.5 V, and 1.8 V core/I/O rails in ATX-compliant desktop motherboards during power-up, brownout, and thermal throttling events. IC Role / Device Role / Timing Role: Quad UV/OV supervisor asserting common reset signals to CPU, chipset, and memory controller upon any rail violation. Use Value: ±1.5% threshold accuracy ensures reset occurs only outside specified tolerance bands; latched OV prevents premature recovery during transient overvoltage. | Use Scenario: Supervising dual-core processor VDD, GPU VDDQ, DDR3 VDD, and platform controller hub (PCH) VCC in thin-and-light notebooks with constrained board area. IC Role / Device Role / Timing Role: Single-chip replacement for multiple discrete supervisors - reduces BOM count and layout complexity while maintaining independent timing per rail. Use Value: 62 µA quiescent current extends battery life in S3/S5 sleep states; DFN package (5 mm × 3 mm) saves >40% board space vs. SSOP alternatives. |
| Network Server Voltage Guarding | Negative Rail Monitoring |
Use Scenario: Ensuring stable operation of 12 V, 5 V, 3.3 V, and 1.2 V rails in 1U rack-mount servers where undetected rail collapse causes data corruption or PCIe link failure. IC Role / Device Role / Timing Role: Fault-detection engine feeding watchdog timer and baseboard management controller (BMC) via open-drain UV/OV outputs. Use Value: Guaranteed operation down to VCC = 1 V allows supervision even during severe brownouts; input glitch rejection prevents false triggers from switching noise. | Use Scenario: Monitoring –5 V and –12 V analog supply rails in telecom line cards and industrial I/O modules requiring bipolar signal conditioning. IC Role / Device Role / Timing Role: Negative-supply supervisor using REF and SEL to configure V3/V4 inputs - eliminates need for external level-shifting circuitry. Use Value: Buffered 1 V reference enables precise –5 V UV trip at –4.5 V (±1.5%) using standard 1% resistors; VH/VL differential sensing rejects common-mode noise. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad voltage monitor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LTC2914CDHC-2#PBF | Non-latching OV output; includes DIS pin to disable both UV/OV outputs | Suitable for systems requiring software-controlled reset inhibition or dynamic fault masking | Select when latching behavior is unnecessary and output disable functionality is preferred |
| TPS3808G33DBVR | Single-channel 3.3 V supervisor; no negative rail support; fixed thresholds; no REF output | Only monitors one rail; requires four separate devices to match LTC2914CDHC-1#PBF's quad capability | Choose only for simple single-rail applications where cost-per-channel outweighs integration benefits |
Compared with LTC2914CDHC-2#PBF, the LTC2914CDHC-1#PBF provides hardware-enforced fault retention critical for safety-critical power sequencing; versus TPS3808G33DBVR, it delivers four-rail supervision with negative voltage support and design flexibility at lower total board area and BOM count.
Availability
LTC2914CDHC-1#PBF is available at Aetrix Electronics and suitable for desktop computers, network servers, and embedded industrial controllers requiring stable component supply, long-term lifecycle support, and guaranteed RoHS-compliant sourcing.
Supply support for LTC2914CDHC-1#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and computing markets.
The LTC2914 product line delivers highly integrated, micropower voltage supervisors optimized for space-constrained, multi-rail systems where accuracy, low IQ, and flexible polarity configuration are essential - especially in computing and infrastructure equipment.
FAQ
What is the operating temperature range for the LTC2914CDHC-1#PBF?
The LTC2914CDHC-1#PBF is rated for 0°C to 70°C ambient operation, as indicated by the "C" grade suffix and confirmed in the Absolute Maximum Ratings table. This commercial-grade specification aligns with desktop and notebook computing environments where ambient thermal profiles remain within this band. The device maintains ±1.5% threshold accuracy across this full range, ensuring consistent reset behavior without derating.
Does the LTC2914CDHC-1#PBF support monitoring of negative supply voltages?
Yes, the LTC2914CDHC-1#PBF supports monitoring of up to two negative supply voltages using its buffered 1 V reference (REF pin) and three-state SEL pin. When configured for negative monitoring, VHn triggers OV and VLn triggers UV - enabling accurate supervision of rails such as –5 V or –12 V with standard resistor dividers. The datasheet confirms this capability in the Pin Functions and Applications Information sections.
How does the LATCH pin function on the LTC2914CDHC-1#PBF?
On the LTC2914CDHC-1#PBF, the LATCH pin (Pin 13) controls OV output behavior: when pulled low, OV latches low upon detection and remains asserted until LATCH is pulled high to clear the latch. When held high, OV operates non-latching with the same timeout delay as UV. This hardware-based latching eliminates reliance on firmware for fault persistence - a key differentiator from the -2 variant and critical for fail-safe power sequencing.
What is the minimum VCC voltage required for valid operation of the LTC2914CDHC-1#PBF?
The LTC2914CDHC-1#PBF guarantees functional UV and OV outputs down to VCC = 1 V, as stated in the Absolute Maximum Ratings and Electrical Characteristics tables. At VCC ≥ 1 V, the UV output asserts low and OV pulls weakly to VCC; full comparator operation begins above VCC = 2 V. This 1 V minimum enables supervision during deep brownout conditions where other supervisors would cease operation.
Can the reset timeout period of the LTC2914CDHC-1#PBF be disabled?
Yes, the reset timeout period of the LTC2914CDHC-1#PBF can be disabled by tying the TMR pin (Pin 15) directly to VCC. This bypasses the external capacitor timing network and causes UV and OV to respond immediately to input transitions - with no hold time after fault clearance. The datasheet explicitly states "Tie pin to VCC to bypass timer" in the Pin Functions section, confirming this configuration.
LTC2914CDHC-1#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-WFDFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 4
- Voltage - Threshold:
- Adjustable/Selectable
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- Adjustable/Selectable
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-DFN (5x3)
LTC2914CDHC-1#PBF FAQ
1.How can I place an order for LTC2914CDHC-1#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC2914CDHC-1#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC2914CDHC-1#PBF reliable?
The price and inventory of LTC2914CDHC-1#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2914CDHC-1#PBF is usually 5 days.
3.What payment methods are accepted for LTC2914CDHC-1#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2914CDHC-1#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC2914CDHC-1#PBF?
LTC2914CDHC-1#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC2914CDHC-1#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC2914CDHC-1#PBF?
For technical support, including LTC2914CDHC-1#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2914CDHC-1#PBF requirements.
6.How does Aetrix verify that LTC2914CDHC-1#PBF is sourced from the original manufacturer or authorized distributors?
All LTC2914CDHC-1#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2914CDHC-1#PBF meets industry standards.
7.What is the process for return or replacement of LTC2914CDHC-1#PBF?
All LTC2914CDHC-1#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2914CDHC-1#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC2914CDHC-1#PBF part is unused and in its original packaging.
Return procedure for LTC2914CDHC-1#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC2914CDHC-1#PBF Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

