Analog Devices Inc. LTC2914CDHC-2#PBF
- Part No.:
- LTC2914CDHC-2#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Supervisors
- Package:
- 16-WFDFN Exposed Pad
- Datasheet:
-
LTC2914CDHC-2#PBF.pdf
- Description:
- IC SUPERVISOR 4 CHANNEL 16DFN
- Quantity:
- Payment:

- Shipping:

Inventory:4,635
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2914CDHC-2#PBF from Analog Devices (formerly Linear Technology) is a quad-input, adjustable UV/OV supply monitor IC for simultaneous monitoring of four independent voltage rails-supporting both positive and negative supplies via polarity-selectable inputs, ±1.5% threshold accuracy over temperature, 62 µA quiescent current, and open-drain UV/OV outputs with adjustable timeout. It is used in desktop/notebook computers and network servers for core/I/O rail supervision.
For engineers reviewing the LTC2914CDHC-2#PBF datasheet, LTC2914CDHC-2#PBF pinout, LTC2914CDHC-2#PBF application, or LTC2914CDHC-2#PBF equivalent, key selection considerations include its dual-polarity input capability (via SEL pin), DIS-enabled output disable functionality, guaranteed operation down to VCC = 1 V, and DFN-16 (5 mm × 3 mm) package compatibility with space-constrained power management layouts.
Technical Context
The LTC2914CDHC-2#PBF implements four independent comparator pairs (VHn/VLn), each referencing a stable 1 V buffered internal reference. Its three-state SEL pin configures polarity for inputs 3 and 4-enabling positive- or negative-supply monitoring without external components. The DIS pin (Pin 13) disables both UV and OV outputs when pulled high, distinguishing it from the latching LTC2914-1 variant.
Threshold detection uses a fixed 500 mV comparator trip point, scaled by external resistor dividers on each input pair. Glitch rejection is achieved via internal low-pass filtering at each comparator output, and reset timing is controlled by an external capacitor on the TMR pin (9 ms/nF typical). All monitors share common open-drain UV and OV outputs with weak internal pull-ups to VCC.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 2.3 V to 6 V direct supply; shunt-regulated up to 10 mA above 6 V |
| Threshold Accuracy | ±1.5% over full operating temperature range (0°C to 70°C) |
| Quiescent Current | 62 µA typical - enables micropower system-level supervision |
| Reference Output | 1 V buffered REF (±1.5% over temp), ±1 mA drive, ≤1 nF capacitive load |
| UV/OV Timeout | Adjustable via CTMR: 6–14 ms typical (e.g., 8.5 ms with 1 nF) |
| Input Voltage Range | VHn/VLn: –0.3 V to 7.5 V - supports monitoring of two negative rails |
| Output Type | Open-drain UV/OV with weak internal pull-up to VCC and strong pull-down |
Pinout & Package
Package: 16-lead plastic DFN (5 mm × 3 mm), exposed pad (Pin 17), RoHS-compliant, lead-free finish.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VH1 (Pin 1) | Positive-supply undervoltage sense input | Triggers UV when voltage drops below 0.5 V threshold (scaled by divider) |
| VL1 (Pin 2) | Positive-supply overvoltage sense input | Triggers OV when voltage rises above 0.5 V threshold (scaled by divider) |
| VH2 (Pin 3) | Second positive-supply UV input | Same function as VH1; tied to VCC if unused |
| VL2 (Pin 4) | Second positive-supply OV input | Same function as VL1; tied to GND if unused |
| VH3 (Pin 5) | Polarity-configurable UV/OV input | UV when positive; OV when negative (SEL-dependent) |
| VL3 (Pin 6) | Polarity-configurable OV/UV input | OV when positive; UV when negative (SEL-dependent) |
| VH4 (Pin 7) | Polarity-configurable UV/OV input | Same behavior as VH3 |
| VL4 (Pin 8) | Polarity-configurable OV/UV input | Same behavior as VL3 |
| GND (Pin 9) | Device ground reference | Return path for REF, internal logic, and pull-downs |
| REF (Pin 10) | Buffered 1 V reference output | Used to bias negative-rail dividers; drives ≤1 nF load |
| OV (Pin 11) | Common overvoltage logic output | Open-drain, asserted low during any OV condition; disabled when DIS = high |
| UV (Pin 12) | Common undervoltage logic output | Open-drain, asserted low during any UV condition; disabled when DIS = high |
| DIS (Pin 13) | Output disable control | Pulled high to force UV/OV high-impedance; internal 2 µA pull-down |
| SEL (Pin 14) | Three-state polarity select | Connect to GND/VCC/open to configure V3/V4 as pos/neg/pos+neg |
| TMR (Pin 15) | Reset timeout timer input | Capacitor-to-GND sets delay; tie to VCC to bypass |
| VCC (Pin 16) | Supply input / shunt regulator | Operates up to 6 V directly; >6 V requires series resistor to limit current to ≤10 mA |
Key Features
| Feature | Design Value |
|---|---|
| Quad independent UV/OV monitoring | Four voltage rails monitored simultaneously with shared UV/OV outputs and single timeout control |
| Configurable polarity for two inputs | SEL pin selects positive-only, negative-only, or mixed polarity for VH3/VL3 and VH4/VL4 without external components |
| Output disable functionality | DIS pin forces UV/OV into high-impedance state - critical for system-level reset arbitration and test modes |
| Guaranteed operation at low VCC | UV/OV assertion guaranteed down to VCC = 1 V, enabling supervision during brown-out and ultra-low-power states |
| Glitch-immune comparator architecture | Internal low-pass filtering prevents false triggering from transient noise without adding threshold hysteresis error |
Applications
| Desktop Computer Power Sequencing | Notebook System Rail Monitoring |
|---|---|
Use Scenario: Supervising 5 V, 3.3 V, 2.5 V, and 1.8 V core/I/O rails during boot and runtime in ATX-based motherboards. IC Role / Device Role / Timing Role: Quad UV/OV monitor providing synchronized reset assertion across all rails using shared UV/OV outputs and adjustable timeout. Use Value: Eliminates need for four discrete supervisors; ±1.5% threshold accuracy ensures reliable margin compliance per Intel VRD specs. | Use Scenario: Monitoring battery-backed 3.3 V, 1.8 V, DDR termination, and negative bias rails in portable computing platforms. IC Role / Device Role / Timing Role: Polarity-selectable inputs (via SEL) enable direct monitoring of –3.3 V or –1.8 V rails using REF-biased dividers. Use Value: Single IC replaces multiple discrete solutions; 62 µA quiescent current extends battery life during suspend-to-RAM states. |
| Network Server Core Voltage Supervision | Industrial Embedded Controller Power Integrity |
Use Scenario: Validating multi-phase CPU core (1.0 V), memory (1.2 V), PCIe (3.3 V), and auxiliary (5 V) rails in 1U rack servers. IC Role / Device Role / Timing Role: DIS pin allows firmware-controlled suppression of UV/OV during hot-swap or maintenance mode without hardware changes. Use Value: Prevents spurious resets during live service; adjustable timeout (via TMR cap) accommodates slow-ramping VRMs. | Use Scenario: Ensuring clean startup and fault detection for FPGA I/O banks, analog front-ends, and isolated communication interfaces in PLC modules. IC Role / Device Role / Timing Role: Buffered 1 V REF and ±1.5% threshold accuracy support precise 2.5 V/1.8 V rail monitoring under wide temperature swings (0°C to 70°C). Use Value: Meets IEC 61000-4-4 immunity requirements via glitch-filtered inputs; DFN-16 footprint saves PCB area in dense control boards. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad voltage monitor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LTC2914IDHC-2#PBF | Same functionality and pinout; extended temperature range (–40°C to 85°C) | Suitable for industrial or automotive-adjacent environments requiring wider thermal tolerance | Select when ambient operating temperature exceeds 70°C |
| TPS3307-33DGNR | Triple UV monitor only; no OV detection, no negative rail support, no DIS pin | Limited to three positive rails; lacks polarity selection and output disable features | Consider only if quad monitoring and negative rail support are unnecessary |
Compared with LTC2914IDHC-2#PBF, the LTC2914CDHC-2#PBF offers identical electrical performance but is rated only for 0°C to 70°C operation; compared with TPS3307-33DGNR, it provides full quad UV/OV coverage, negative rail capability, and output disable-making it uniquely suited for complex, thermally constrained server and computing applications.
Availability
LTC2914CDHC-2#PBF is available at Aetrix Electronics and suitable for desktop computers, notebook systems, and network servers requiring stable component supply, long-term BOM continuity, and RoHS-compliant DFN packaging.
Supply support for LTC2914CDHC-2#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, formed through the acquisition of Linear Technology in 2017.
The LTC2914 product line delivers precision, low-power, multi-rail voltage supervision ICs designed specifically for computing, data center, and industrial power integrity applications where reliability, accuracy, and space efficiency are critical.
FAQ
What is the operating temperature range for the LTC2914CDHC-2#PBF?
The LTC2914CDHC-2#PBF is specified for operation from 0°C to 70°C (commercial grade). This range is confirmed in the Absolute Maximum Ratings table and Order Information section of the official datasheet. It is distinct from the I-grade (–40°C to 85°C) and H-grade (–40°C to 125°C) variants, which carry different part number suffixes. Thermal derating is not required within this envelope.
How does the DIS pin function on the LTC2914CDHC-2#PBF?
The DIS (Disable) pin on the LTC2914CDHC-2#PBF is an active-high control that forces both UV and OV outputs into a high-impedance state when pulled above 1.2 V. When DIS is left open, its internal 2 µA pull-down holds it low, enabling normal monitoring. This feature allows firmware or system logic to temporarily suppress reset assertions during diagnostics or hot-plug events without altering the monitored voltages.
Can the LTC2914CDHC-2#PBF monitor negative supply voltages?
Yes, the LTC2914CDHC-2#PBF can monitor up to two negative supply voltages using its VH3/VL3 and VH4/VL4 inputs in conjunction with the buffered 1 V REF output. The SEL pin configures polarity: when SEL = GND, both V3 and V4 inputs are set for negative monitoring, where VHn triggers OV and VLn triggers UV for voltages more or less negative than the threshold. This is explicitly supported in the Pin Functions and Applications Information sections.
What is the purpose of the TMR pin on the LTC2914CDHC-2#PBF?
The TMR (Timer) pin on the LTC2914CDHC-2#PBF sets the reset timeout period via an external capacitor to GND. With CTMR = 1 nF, the typical timeout is 8.5 ms; the relationship is ~9 ms/nF. Tying TMR to VCC bypasses the timeout entirely, causing UV/OV to deassert immediately after all faults clear. This pin enables precise control over minimum reset pulse width to accommodate slow-ramping power supplies or downstream logic settling times.
Does the LTC2914CDHC-2#PBF require external pull-up resistors on UV and OV outputs?
The LTC2914CDHC-2#PBF includes weak internal pull-up resistors (~400 kΩ) to VCC on both UV and OV pins, eliminating the need for external pull-ups in most applications. However, at VCC < 1.5 V, the internal pull-up strength diminishes significantly; for robust high-level assertion under ultra-low-VCC conditions (e.g., brown-out), a ≤100 kΩ external pull-up is recommended - especially on OV, as noted in the Electrical Characteristics and Applications Information sections.
LTC2914CDHC-2#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-WFDFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 4
- Voltage - Threshold:
- Adjustable/Selectable
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- Adjustable/Selectable
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-DFN (5x3)
LTC2914CDHC-2#PBF FAQ
1.How can I place an order for LTC2914CDHC-2#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC2914CDHC-2#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC2914CDHC-2#PBF reliable?
The price and inventory of LTC2914CDHC-2#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2914CDHC-2#PBF is usually 5 days.
3.What payment methods are accepted for LTC2914CDHC-2#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2914CDHC-2#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC2914CDHC-2#PBF?
LTC2914CDHC-2#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC2914CDHC-2#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC2914CDHC-2#PBF?
For technical support, including LTC2914CDHC-2#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2914CDHC-2#PBF requirements.
6.How does Aetrix verify that LTC2914CDHC-2#PBF is sourced from the original manufacturer or authorized distributors?
All LTC2914CDHC-2#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2914CDHC-2#PBF meets industry standards.
7.What is the process for return or replacement of LTC2914CDHC-2#PBF?
All LTC2914CDHC-2#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2914CDHC-2#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC2914CDHC-2#PBF part is unused and in its original packaging.
Return procedure for LTC2914CDHC-2#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC2914CDHC-2#PBF Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

