Analog Devices Inc. LTC2914CGN-2#PBF
- Part No.:
- LTC2914CGN-2#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Supervisors
- Package:
- 16-SSOP (0.154", 3.90mm Width)
- Datasheet:
-
LTC2914CGN-2#PBF.pdf
- Description:
- IC SUPERVISOR 4 CHANNEL 16SSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,829
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2914CGN-2#PBF from Analog Devices (formerly Linear Technology) is a quad-input undervoltage/overvoltage supervisor IC designed for simultaneous monitoring of four independent power rails in space-constrained systems. It features ±1.5% threshold accuracy over temperature, 62µA quiescent current, adjustable reset timeout via external capacitor, and dual-polarity support (positive/negative voltage monitoring) using a buffered 1V reference. It is used in desktop/notebook computers and network servers for core and I/O rail supervision.
For engineers reviewing the LTC2914CGN-2#PBF datasheet, LTC2914CGN-2#PBF pinout, LTC2914CGN-2#PBF application, or LTC2914CGN-2#PBF equivalent, key selection considerations include its -2 variant's DIS pin functionality for output disable, guaranteed UV/OV assertion at VCC ≥ 1V, open-drain UV/OV outputs with weak internal pull-ups, and compatibility with 16-lead SSOP packaging for legacy board layouts.
Technical Context
The LTC2914CGN-2#PBF implements four independent comparator pairs (VHn/VLn), each configurable for positive or negative supply monitoring via the three-state SEL pin. Thresholds are referenced to a precision 1V buffered reference, enabling accurate 0.5V trip points across all inputs with ±1.5% tolerance over 0°C to 70°C.
Its UV and OV outputs share common open-drain logic lines with adjustable timeout (via TMR pin capacitor) and full disable capability via the DIS pin - a defining feature of the -2 variant. Input glitch rejection is achieved through internal low-pass filtering on each comparator output, eliminating need for external hysteresis while maintaining stable reset assertion.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Operating Range | 2.3V to 6V direct supply; internal 6.6V shunt regulator enables operation up to 16V with series resistor |
| Threshold Accuracy | ±1.5% over full temperature range (0°C to 70°C), ensuring reliable trip points for 5V/3.3V/2.5V/1.8V rails |
| Quiescent Current | 62µA typical - enables micropower system supervision without impacting standby efficiency |
| Reset Timeout | Adjustable 6–14ms via CTMR capacitor (e.g., 1nF → 8.5ms); TMR pin can be tied to VCC to bypass |
| Reference Output | 1V buffered REF pin (±1mA load) supports negative-rail monitoring with precise offset configuration |
| Output Type | Open-drain UV/OV pins with weak internal pull-up to VCC and strong pull-down - supports wired-OR and level-shifting |
| Input Voltage Range | VHn/VLn tolerate –0.3V to 7.5V - allows safe monitoring of negative supplies when paired with REF |
Pinout & Package
Package: 16-lead plastic SSOP (GN), 0°C to 70°C operating temperature range, exposed pad not present (DFN variant has exposed pad; SSOP does not).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VH1–VH4 | High-side voltage monitor inputs | Trigger UV if below 0.5V (positive mode) or OV if below 0.5V (negative mode, per SEL) |
| VL1–VL4 | Low-side voltage monitor inputs | Trigger OV if above 0.5V (positive mode) or UV if above 0.5V (negative mode, per SEL) |
| VCC | Supply input / shunt-regulated power pin | Operates directly up to 6V; >6V requires series resistor to limit current to ≤10mA |
| GND | Device ground reference | Return path for all internal circuitry and reference buffer |
| REF | Buffered 1V reference output | Sources/sinks ±1mA; drives ≤1nF capacitive loads; enables negative-rail threshold offset |
| UV / OV | Common open-drain logic outputs | Assert low on fault; weak pull-up to VCC; DIS pin disables both outputs in -2 variant |
| TMR | Reset timeout timing control | Capacitor-to-GND sets delay (9ms/nF); tie to VCC to bypass timeout |
| SEL | Three-state polarity select | Connect to GND/VCC/open to configure V3/V4 as positive/negative monitors |
| DIS | Output disable input (LTC2914-2 only) | Pull high to force UV/OV high regardless of input faults; internal 2µA pull-down |
Key Features
| Feature | Design Value |
|---|---|
| Quad independent UV/OV monitoring | Four VH/VL input pairs enable simultaneous supervision of 4 distinct rails (e.g., 5V, 3.3V, 2.5V, 1.8V) with shared UV/OV outputs |
| Configurable polarity per input pair | SEL pin selects polarity for V3/V4 inputs - supports monitoring of two negative supplies (e.g., –5V, –12V) alongside positive rails |
| Guaranteed operation down to VCC = 1V | UV asserts low and OV pulls weakly high even at 1V supply - ensures supervision during brown-out and power-up sequencing |
| Glitch-immune comparator architecture | Internal low-pass filtering eliminates false triggering from noise without adding hysteresis-induced threshold error |
| Adjustable and disable-capable reset timeout | TMR capacitor sets delay; DIS pin fully disables UV/OV outputs - unique to -2 variant for flexible system-level reset control |
Applications
| Desktop Computer Power Management | Notebook Computer Core Rail Monitoring |
|---|---|
|
Use Scenario: Supervising 5V, 3.3V, 2.5V, and 1.8V motherboard rails during boot, runtime, and sleep transitions. IC Role / Device Role / Timing Role: Quad UV/OV supervisor providing synchronized reset assertion and timeout-controlled release for CPU, chipset, and memory power domains. Use Value: ±1.5% threshold accuracy prevents premature resets under marginal voltage conditions; 62µA quiescent current minimizes impact on standby power budget. |
Use Scenario: Monitoring core voltage (e.g., 1.05V), GPU rail (1.2V), DDR3 VDDQ (1.5V), and platform controller hub (3.3V) in ultra-thin notebooks. IC Role / Device Role / Timing Role: Single-chip solution replacing multiple discrete supervisors - reduces BOM count and PCB area in tight layout constraints. Use Value: SSOP package maintains legacy footprint compatibility; DIS pin allows firmware-controlled reset suppression during dynamic voltage scaling events. |
| Network Server I/O Voltage Monitoring | Industrial Embedded Control Power Sequencing |
|
Use Scenario: Validating 12V backplane, 5V PCIe slot, 3.3V management controller, and –12V legacy serial interface supplies in 1U rack servers. IC Role / Device Role / Timing Role: Dual-polarity monitoring capability enables direct supervision of both positive and negative I/O rails using single REF-based threshold offset. Use Value: Buffered 1V REF and ±0.3V input rating allow safe –12V monitoring without external level shifters; glitch filtering ensures immunity to switching noise from adjacent DC/DC converters. |
Use Scenario: Coordinating power-up sequence of FPGA core (1.0V), I/O banks (3.3V), analog front-end (±5V), and communication PHY (2.5V) in programmable logic controllers. IC Role / Device Role / Timing Role: Supervisor with adjustable timeout (TMR) and output disable (DIS) provides deterministic reset timing and safe firmware-initiated reset hold-off. Use Value: 0°C to 70°C grade matches industrial ambient requirements; open-drain outputs enable wired-OR connection to centralized system reset controller. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad voltage supervisor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX6805US29D3+T | Single-supply UV monitor only (no OV, no quad inputs, no polarity selection) | Only suitable for basic 2.93V undervoltage detection - lacks multi-rail, negative rail, and overvoltage capability | Select only if supervising one fixed 2.93V rail with minimal feature set and SOT23-3 footprint constraint |
| TPS3307-33DGNR | Triple-supply monitor (3 inputs), no negative rail support, fixed 3.08V/3.3V/5.0V thresholds, no adjustable timeout | Supports 3 rails only; thresholds not adjustable; no REF output or SEL polarity control | Choose when monitoring exactly three standard rails with fixed thresholds and no negative supply requirement |
Compared with MAX6805US29D3+T and TPS3307-33DGNR, the LTC2914CGN-2#PBF uniquely delivers quad-rail supervision, dual-polarity capability, ±1.5% accuracy, and output disable - making it the only option for complex, multi-voltage, mixed-polarity systems requiring design flexibility and precision.
Availability
LTC2914CGN-2#PBF is available at Aetrix Electronics and suitable for desktop computers, network servers, and industrial embedded control systems requiring stable component supply, long-term lifecycle support, and RoHS-compliant lead-free packaging.
Supply support for LTC2914CGN-2#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices (acquired Linear Technology in 2017) is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and computing markets.
The LTC2914 product line was developed specifically for high-accuracy, low-power, multi-rail voltage supervision in computing and server platforms - emphasizing precision thresholding, noise immunity, and compact integration.
FAQ
What is the key functional difference between LTC2914CGN-2#PBF and LTC2914CGN-1#PBF?
The LTC2914CGN-2#PBF includes a DIS (disable) pin that, when pulled high, forces both UV and OV outputs into a high-impedance state - effectively disabling all fault reporting. In contrast, the LTC2914CGN-1#PBF uses the same pin as LATCH for OV output latching. This makes the -2 variant ideal for systems requiring firmware-controlled reset suppression, while the -1 variant suits applications needing persistent OV fault indication after clearing.
Can LTC2914CGN-2#PBF monitor negative voltages, and how is it configured?
Yes, the LTC2914CGN-2#PBF can monitor up to two negative voltages using its buffered 1V REF output and three-state SEL pin. When SEL is grounded, V3 and V4 inputs are configured for negative monitoring: VH3/VH4 trigger OV when below 0.5V, and VL3/VL4 trigger UV when above 0.5V - enabling accurate supervision of rails like –5V or –12V with standard resistor dividers referenced to REF.
What is the minimum VCC voltage required for LTC2914CGN-2#PBF to assert valid UV/OV outputs?
The LTC2914CGN-2#PBF guarantees UV assertion low and OV weak pull-up to VCC for VCC ≥ 1V. At VCC = 1V, UV output VOL is specified ≤0.15V with 100µA sink current, ensuring reliable reset signaling even during deep brown-out conditions - a critical feature for robust power sequencing in computing platforms.
How does the TMR pin function in LTC2914CGN-2#PBF, and what capacitor value yields a 200ms timeout?
The TMR pin sets the UV/OV timeout period via an external capacitor to GND, with timing approximately 9ms per nanofarad. For a 200ms timeout, CTMR ≈ 200ms / 9ms/nF ≈ 22.2nF - a standard 22nF capacitor achieves this. The TMR pin must have ≥10pF capacitance or be tied to VCC to bypass the timeout entirely.
Is the REF pin on LTC2914CGN-2#PBF intended for external use, and what are its drive limits?
Yes, the REF pin on LTC2914CGN-2#PBF is a buffered 1V output explicitly designed for external use - primarily to establish the 0.5V threshold offset for negative-rail monitoring circuits. It sources and sinks up to ±1mA, supports capacitive loads ≤1nF, and exhibits ±0.015V accuracy over 0°C to 70°C - enabling precise, stable biasing of external resistor networks without additional regulation.
LTC2914CGN-2#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-SSOP (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 4
- Voltage - Threshold:
- Adjustable/Selectable
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- Adjustable/Selectable
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SSOP
LTC2914CGN-2#PBF FAQ
1.How can I place an order for LTC2914CGN-2#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC2914CGN-2#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC2914CGN-2#PBF reliable?
The price and inventory of LTC2914CGN-2#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2914CGN-2#PBF is usually 5 days.
3.What payment methods are accepted for LTC2914CGN-2#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2914CGN-2#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC2914CGN-2#PBF?
LTC2914CGN-2#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC2914CGN-2#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC2914CGN-2#PBF?
For technical support, including LTC2914CGN-2#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2914CGN-2#PBF requirements.
6.How does Aetrix verify that LTC2914CGN-2#PBF is sourced from the original manufacturer or authorized distributors?
All LTC2914CGN-2#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2914CGN-2#PBF meets industry standards.
7.What is the process for return or replacement of LTC2914CGN-2#PBF?
All LTC2914CGN-2#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2914CGN-2#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC2914CGN-2#PBF part is unused and in its original packaging.
Return procedure for LTC2914CGN-2#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC2914CGN-2#PBF Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

