Analog Devices Inc. LTC2917CMS-A1#PBF
- Part No.:
- LTC2917CMS-A1#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Supervisors
- Package:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
LTC2917CMS-A1#PBF.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 10MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:312
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2917CMS-A1#PBF from Analog Devices (formerly Linear Technology) is a low-voltage supervisor IC with 9 selectable nominal thresholds (12V to ADJ/0.5V), ±5%/±10%/±15% tolerance selection via TOL pin, and adjustable reset timeout. It operates from 1.5V to 5.5V supply, consumes 30μA typical quiescent current, guarantees ±1.5% threshold accuracy over –40°C to 125°C, and delivers reliable reset assertion for microprocessor power sequencing in automotive control systems.
For engineers reviewing the LTC2917CMS-A1#PBF datasheet, LTC2917CMS-A1#PBF pinout, LTC2917CMS-A1#PBF application, or LTC2917CMS-A1#PBF equivalent, key selection criteria include its three-state SEL1/SEL2/TOL voltage configuration interface, internal 200ms fixed reset timeout (RT = VCC), windowed watchdog capability (B-version only - excluded here), and guaranteed RST assertion down to VCC ≥ 0.8V during power-up sequencing.
Technical Context
The LTC2917CMS-A1#PBF implements a precision comparator-based voltage monitor with internally trimmed reference and programmable hysteresis via TOL pin selection. Its VM input accepts direct connection to monitored supplies or external resistive dividers for ADJ mode, with input impedance ranging 0.5–8 MΩ depending on SEL pin state.
Reset timing is controlled by RT pin configuration: open (≈400μs), tied to VCC (≈200ms), or capacitor-coupled to GND (9 ms/nF). The device features glitch immunity with <150μs minimum detectable undervoltage pulse width and guaranteed operation up to 125°C ambient temperature.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Range | 1.5V to 5.5V - supports direct connection to logic rails without external regulation |
| Threshold Accuracy | ±1.5% over full temperature range - ensures reliable trip point margining against supply tolerances |
| Quiescent Current | 30μA typical - enables battery-backed or ultra-low-power monitoring applications |
| Reset Timeout (RT = VCC) | 200ms internal timer - provides sufficient hold time for processor initialization and peripheral stabilization |
| VCC Undervoltage Lockout | 1.5V max - guarantees functional reset behavior even during brown-out conditions |
| VM Input Impedance | 0.5–8 MΩ - minimizes loading on monitored supply while enabling high-impedance ADJ-mode divider design |
| Operating Temperature | 0°C to 70°C (C-grade) - validated for commercial industrial environments, not extended automotive grade |
Pinout & Package
Package: 10-Lead Plastic MSOP (3mm × 3mm), RoHS-compliant lead-free finish.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GND | Ground Reference | Primary return path for all internal circuitry and reset output sink current |
| TOL | Tolerance Selection Input | Three-state pin selecting –5% (VCC), –10% (open), or –15% (GND) hysteresis band for VM threshold |
| SEL2 | Nominal Threshold Select | Three-state input used with SEL1 to select one of nine preset VM trip points (e.g., 1.8V, 3.3V, ADJ) |
| SEL1 | Nominal Threshold Select | Three-state input used with SEL2 to configure VM monitoring voltage per Table 1 in datasheet |
| VM | Monitor Input | High-impedance comparator input accepting direct supply connection or external resistor divider for ADJ mode |
| RST | Open-Drain Reset Output | Asserts low when VM falls below programmed threshold; requires external pull-up resistor |
| RT | Reset Timeout Control | Configures reset duration: open (400μs), VCC (200ms), or capacitor-to-GND (9 ms/nF) |
| WT | Watchdog Timer Control | Configures watchdog upper boundary: open (3.2ms), VCC (1.6s), or GND (disabled) |
| WDI | Watchdog Input | Falling-edge-triggered watchdog feed signal; no lower-bound enforcement in A1 version |
| VCC | Power Supply Input | Accepts 1.5–5.5V; includes internal 6.2V shunt regulator for >5.7V operation with series resistor |
Key Features
| Feature | Design Value |
|---|---|
| 27 Selectable Threshold Combinations | 9 nominal voltages × 3 tolerances enables precise match to diverse supply rails without external resistors |
| Guaranteed RST at VCC ≥ 0.8V | Ensures early reset assertion during power-up before core logic becomes active |
| Glitch Immunity (tUV ≤ 150μs) | Rejects short transients near threshold, preventing false resets in noisy power environments |
| Adjustable Reset Timing | Supports fixed 200ms timeout or capacitor-programmable range (400μs–25ms) for system-specific sequencing needs |
| Internal 6.2V Shunt Regulator | Enables direct 12V supply operation with simple series resistor, eliminating need for external LDO |
Applications
| Automotive Engine Control Unit (ECU) | Industrial PLC I/O Module |
|---|---|
Use Scenario: Monitoring 5V sensor supply rail subject to load-induced dips and cold-cranking voltage sag. IC Role / Device Role / Timing Role: Voltage supervisor asserting RST if VM drops below 4.425V (5V, –10% tolerance) for ≥200ms after recovery. Use Value: Prevents ECU firmware execution under marginal supply conditions, avoiding corrupted CAN message transmission. | Use Scenario: Supervising isolated 3.3V logic supply powering FPGA configuration memory and serial interface peripherals. IC Role / Device Role / Timing Role: Detects undervoltage on 3.3V rail and holds RST low for 200ms to ensure complete FPGA reconfiguration before release. Use Value: Eliminates boot failures caused by premature release of FPGA reset due to insufficient power ramp stability. |
| Medical Infusion Pump Controller | Telecom Baseband Processor Board |
Use Scenario: Validating 1.8V core supply for ARM Cortex-M7 microcontroller during battery backup switchover. IC Role / Device Role / Timing Role: Monitors 1.8V rail with –5% tolerance (1.71V trip) and asserts RST until stable for 200ms post-recovery. Use Value: Guarantees deterministic processor reset during critical power transition, meeting IEC 62304 safety requirements. | Use Scenario: Ensuring clean startup of 12V analog front-end supply feeding ADCs and DACs in wireless baseband chain. IC Role / Device Role / Timing Role: Uses ADJ mode with external divider to monitor 12V rail at 11.4V (–5%) with 200ms reset hold time. Use Value: Prevents spurious data corruption during RF calibration sequences triggered by unstable analog supply. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar voltage supervisor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX6326US29D3+T | Fixed 2.93V threshold, no selectable tolerance or nominal voltage; 1.2μA quiescent current; SOT23-3 package | Only suitable for single-rail monitoring where 2.93V matches system requirement; lacks multi-supply flexibility | Select when ultra-low IQ and minimal footprint outweigh need for configurability |
| TPS3808G33DBVR | Fixed 3.3V threshold, ±2% accuracy, 16μA IQ, 6-pin SOT23; no TOL/SEL pins or ADJ mode | Designed for dedicated 3.3V rail supervision; no support for 12V, 1.8V, or custom thresholds | Choose for cost-sensitive 3.3V-only designs requiring TI's long-term supply assurance |
Compared with MAX6326US29D3+T and TPS3808G33DBVR, the LTC2917CMS-A1#PBF offers unique configurability across nine voltage levels and three tolerances in a single 10-pin MSOP, making it optimal for multi-rail systems where board space permits and flexibility justifies higher unit cost.
Availability
LTC2917CMS-A1#PBF is available at Aetrix Electronics and suitable for automotive engine control units, industrial PLC modules, medical infusion pump controllers, and telecom baseband processor boards requiring stable component supply with guaranteed 0°C to 70°C operation.
Supply support for LTC2917CMS-A1#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (acquired Linear Technology in 2017) is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors.
The LTC2917 family was designed specifically for robust, configurable power supply monitoring in harsh environments - emphasizing precision threshold accuracy, wide temperature operation, and glitch-immune reset generation for mission-critical embedded systems.
FAQ
What is the function of the TOL pin on the LTC2917CMS-A1#PBF?
The TOL pin on the LTC2917CMS-A1#PBF selects the tolerance band applied to the selected nominal threshold: VCC sets –5%, open sets –10%, and GND sets –15%. This allows precise alignment of the reset trip point relative to the monitored supply's specified tolerance, ensuring reliable detection without nuisance resets. The LTC2917CMS-A1#PBF uses this pin to configure hysteresis for each of its nine selectable voltage thresholds.
Does the LTC2917CMS-A1#PBF support windowed watchdog functionality?
No, the LTC2917CMS-A1#PBF does not support windowed watchdog functionality. That feature is exclusive to B1 versions (e.g., LTC2917CMS-B1#PBF). The A1 version implements standard watchdog timing with only an upper boundary timeout (tWDU); falling edges on WDI must occur before tWDU expires to prevent reset assertion, but no lower-bound enforcement occurs. The LTC2917CMS-A1#PBF watchdog remains active unless WT and WDI are both tied to GND.
What is the maximum supply voltage that can be applied to the VCC pin of the LTC2917CMS-A1#PBF?
The absolute maximum VCC pin voltage for the LTC2917CMS-A1#PBF is 5.7V when sourced from a low-impedance supply. For higher-voltage supplies (e.g., 12V), the internal 6.2V shunt regulator must be used with a series current-limiting resistor to keep VCC pin current ≤5mA. Exceeding 5.7V without current limiting risks violating terminal current ratings. The LTC2917CMS-A1#PBF datasheet specifies this constraint explicitly in Absolute Maximum Ratings.
How is the reset timeout configured on the LTC2917CMS-A1#PBF when using the RT pin?
On the LTC2917CMS-A1#PBF, the RT pin configures reset timeout as follows: leaving RT open yields ≈400μs, tying RT to VCC yields ≈200ms, and connecting a capacitor (CRT) from RT to GND gives tRST ≈ 9 ms/nF (e.g., 2.2nF → 20ms). The LTC2917CMS-A1#PBF does not require external components for basic operation - the 200ms setting is commonly used for microprocessor initialization sequences.
Can the LTC2917CMS-A1#PBF monitor a 12V supply directly?
Yes, the LTC2917CMS-A1#PBF can monitor a 12V supply directly using its ADJ mode: connect VM to a resistive divider (e.g., R1=49.9kΩ, R2=1.15MΩ) to scale 12V down to 0.5V at VM, then set SEL1=SEL2=GND. The internal comparator references 0.5V, so the trip point becomes 12V × (1 + R2/R1) = 12V. The LTC2917CMS-A1#PBF supports this configuration with ±1.5% accuracy over temperature, and its VCC pin can handle 12V via the internal shunt regulator with proper series resistance.
LTC2917CMS-A1#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 27 Selectable Threshold Combinations
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- 150ms Minimum
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-MSOP
LTC2917CMS-A1#PBF FAQ
1.How can I place an order for LTC2917CMS-A1#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC2917CMS-A1#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC2917CMS-A1#PBF reliable?
The price and inventory of LTC2917CMS-A1#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2917CMS-A1#PBF is usually 5 days.
3.What payment methods are accepted for LTC2917CMS-A1#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2917CMS-A1#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC2917CMS-A1#PBF?
LTC2917CMS-A1#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC2917CMS-A1#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC2917CMS-A1#PBF?
For technical support, including LTC2917CMS-A1#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2917CMS-A1#PBF requirements.
6.How does Aetrix verify that LTC2917CMS-A1#PBF is sourced from the original manufacturer or authorized distributors?
All LTC2917CMS-A1#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2917CMS-A1#PBF meets industry standards.
7.What is the process for return or replacement of LTC2917CMS-A1#PBF?
All LTC2917CMS-A1#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2917CMS-A1#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC2917CMS-A1#PBF part is unused and in its original packaging.
Return procedure for LTC2917CMS-A1#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC2917CMS-A1#PBF Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

