Analog Devices Inc. LTC2917IDDB-A1#TRMPBF
- Part No.:
- LTC2917IDDB-A1#TRMPBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Supervisors
- Package:
- 10-WFDFN Exposed Pad
- Datasheet:
-
LTC2917IDDB-A1#TRMPBF.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 10DFN
- Quantity:
- Payment:

- Shipping:

Inventory:605
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2917IDDB-A1#TRMPBF from Analog Devices (formerly Linear Technology) is a precision voltage supervisor IC with 9 selectable nominal thresholds (12V to 0.5V ADJ), ±1.5% threshold accuracy over –40°C to +85°C, adjustable reset and watchdog timers, and windowed watchdog capability in B versions. It operates from 1.5V to 5.5V supply, consumes 30μA quiescent current, and is used for reliable power-on reset and system-level fault detection in automotive control units.
For engineers reviewing the LTC2917IDDB-A1#TRMPBF datasheet, LTC2917IDDB-A1#TRMPBF pinout, LTC2917IDDB-A1#TRMPBF application, or LTC2917IDDB-A1#TRMPBF equivalent, this page delivers verified functional identity, exact pin roles, confirmed timing parameters (tRST = 200ms internal, tWDU = 1.6s), tolerance selection logic (–5%/–10%/–15%), and validated alternative options for industrial and automotive supervisory designs.
Technical Context
The LTC2917IDDB-A1#TRMPBF implements a dual-stage supervision architecture: a high-accuracy comparator monitors VM against one of nine factory-programmed thresholds selected via SEL1/SEL2, while TOL configures tolerance (–5%, –10%, –15%). Its internal 200ms reset timer and 1.6s watchdog timer are activated without external components when RT and WT are tied to VCC.
This A1 variant uses the LTC2917-A architecture (non-windowed watchdog), supports manual reset disable (no MR pin), and guarantees operation down to VCC = 0.8V with RST assertion. Glitch immunity is ensured by combined 10μs–150μs input filtering and timeout-based state hold, meeting automotive reliability requirements up to 125°C junction temperature.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Range | 1.5V to 5.5V - powers directly from low-voltage rails; shunt regulation enables use up to 12V with series resistor |
| Threshold Accuracy | ±1.5% over –40°C to +85°C - ensures trip point remains outside supply tolerance band (e.g., 5V±10%) across full temp range |
| Quiescent Current | 30μA typical - enables always-on monitoring in battery-backed or energy-sensitive systems |
| Reset Timeout (Internal) | 200ms (RT = VCC) - provides sufficient hold time for microcontroller initialization before release |
| Watchdog Timeout (Internal) | 1.6s (WT = VCC) - matches typical firmware execution cycles for fail-safe recovery |
| VM Input Impedance | 0.5–8MΩ - minimizes loading on monitored rail; supports direct connection to 0.5V ADJ reference |
| Operating Temperature | –40°C to +85°C (I-grade) - qualified for under-hood automotive and industrial ambient environments |
Pinout & Package
Package: 10-lead (3mm × 2mm) plastic DFN with exposed pad (pin 11, optional GND connection). Pin count and layout match MSOP but with smaller footprint and improved thermal performance (θJA = 43°C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GND | Ground reference | Primary return path for all internal circuits; exposed pad enhances thermal dissipation |
| TOL | Tolerance select input | Three-state pin: VCC = –5%, open = –10%, GND = –15% - sets hysteresis band around nominal threshold |
| SEL2 | Nominal voltage select bit | Three-state control: VCC/GND/open selects one of nine thresholds (e.g., SEL2=GND, SEL1=VCC → 3.3V) |
| SEL1 | Nominal voltage select bit | Paired with SEL2 to decode 9 preset voltages (12V, 5V, 3.3V, 2.5V, 1.8V, 1.5V, 1.2V, 1.0V, ADJ) |
| VM | Monitor input | High-impedance comparator input; accepts direct connection to supply or resistive divider for ADJ mode |
| RST | Open-drain reset output | Asserts low during undervoltage or watchdog timeout; requires external pull-up to logic rail |
| RT | Reset timeout control | Tie to VCC for 200ms internal timeout; connect capacitor to GND for adjustable delay (9ms/nF) |
| WT | Watchdog timeout control | Tie to VCC for 1.6s internal timeout; capacitor sets upper boundary (72ms/nF); GND disables watchdog |
| WDI | Watchdog input | Falling-edge-triggered (LTC2917-B only); toggling within tWDU prevents RST assertion |
| VCC | Power supply input | Operates as direct supply ≤5.5V or shunt-regulated input (6.2V clamp) for higher voltages |
Key Features
| Feature | Design Value |
|---|---|
| 27 selectable combinations | 9 nominal voltages × 3 tolerances - eliminates external resistor networks for flexible margining |
| Glitch-immune comparator | 10μs–150μs input pulse rejection - prevents false resets from load transients near threshold |
| Adjustable ADJ mode | 0.5V internal reference with ±15nA leakage - enables precise custom thresholds using external divider |
| Guaranteed RST at low VCC | RST asserts down to VCC = 0.8V - ensures valid reset during brown-out conditions |
| Shunt regulator on VCC | 6.2V clamping with 5mA max current - allows direct 12V automotive battery interface with single series resistor |
Applications
| Automotive Engine Control Unit (ECU) | Industrial PLC Power Sequencing |
|---|---|
Use Scenario: Monitoring 5V microcontroller supply in engine bay where temperature swings from –40°C to +125°C and voltage sags occur during cranking. IC Role / Device Role / Timing Role: Voltage supervisor asserting RST during undervoltage events; uses SEL1/SEL2 = VCC/Open for 5V nominal, TOL = VCC for –5% tolerance. Use Value: ±1.5% threshold accuracy ensures reset triggers only below 4.75V, avoiding nuisance resets inside 5V±5% spec. |
Use Scenario: Coordinating power-up sequence of FPGA, ADC, and communication ICs in modular I/O chassis. IC Role / Device Role / Timing Role: Generates synchronized 200ms reset pulse (RT = VCC) after main 3.3V rail stabilizes; VM monitors 3.3V rail. Use Value: Internal timer eliminates need for RC network, reducing BOM count and improving timing consistency across units. |
| Medical Infusion Pump Controller | Telecom Base Station Management |
Use Scenario: Ensuring safe shutdown when 1.8V digital core supply drops during battery transition or ESD event. IC Role / Device Role / Timing Role: Supervises 1.8V rail (SEL1/SEL2 = Open/Open); uses ADJ mode with external divider to add 100mV hysteresis. Use Value: 30μA quiescent current extends battery life; glitch filtering prevents spurious resets from motor switching noise. |
Use Scenario: Detecting failure of 12V backplane supply in redundant telecom shelf; triggering failover and alarm. IC Role / Device Role / Timing Role: Configured for 12V monitoring (SEL1/SEL2 = VCC/VCC); uses WT = VCC for 1.6s watchdog timeout. Use Value: Windowed watchdog not required (A1 version), but 1.6s timeout aligns with firmware heartbeat interval for deterministic recovery. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar voltage supervisor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX6326US29D3+T | Fixed 2.93V threshold; no selectable voltages or tolerance; 1.6μA IQ; SOT23-3 package | Only suitable for single-rail monitoring; lacks programmability and watchdog | Select when cost and size outweigh flexibility needs; verify 2.93V matches target rail exactly |
| TPS3808G18DBVR | Fixed 1.8V threshold; adjustable reset delay (0.5ms–10s); 1.1μA IQ; 5-pin SOT23 | No voltage selection or watchdog; supports longer delays but no windowed mode | Prefer for ultra-low-power 1.8V-only systems needing extended reset hold; no VM pin flexibility |
Compared with MAX6326US29D3+T and TPS3808G18DBVR, the LTC2917IDDB-A1#TRMPBF offers unique configurability across 9 voltage levels and 3 tolerances without external components, making it optimal for multi-rail systems where BOM reduction and design reuse are critical - whereas alternatives trade programmability for lower IQ or smaller footprint.
Availability
LTC2917IDDB-A1#TRMPBF is available at Aetrix Electronics and suitable for automotive control systems, industrial PLCs, medical infusion pumps, and telecom base station management requiring stable component supply with guaranteed long-term availability.
Supply support for LTC2917IDDB-A1#TRMPBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices acquired Linear Technology in 2017 and maintains its precision analog and power management product lines with automotive-grade qualification and long-term manufacturing commitment.
The LTC2917 family was designed specifically for high-reliability power supervision in harsh environments - emphasizing threshold accuracy, glitch immunity, wide temperature operation, and minimal external component count for automotive and industrial applications.
FAQ
What is the function of the TOL pin on the LTC2917IDDB-A1#TRMPBF?
The TOL pin on the LTC2917IDDB-A1#TRMPBF selects the tolerance band for the monitored voltage: VCC sets –5%, open sets –10%, and GND sets –15%. This determines how far below the nominal threshold (e.g., 3.3V) the VM input must fall before RST asserts. The LTC2917IDDB-A1#TRMPBF uses this to configure hysteresis without external components, supporting robust margin testing in production and field operation.
Does the LTC2917IDDB-A1#TRMPBF support windowed watchdog functionality?
No, the LTC2917IDDB-A1#TRMPBF implements the LTC2917-A architecture, which provides standard watchdog timing (upper boundary only) and does not monitor lower boundary violations. Windowed watchdog behavior is exclusive to B1 versions (e.g., LTC2917IDDB-B1#TRMPBF). For the LTC2917IDDB-A1#TRMPBF, WDI edges must simply occur before tWDU expires to prevent reset assertion.
Can the LTC2917IDDB-A1#TRMPBF monitor a 12V supply directly?
Yes - the LTC2917IDDB-A1#TRMPBF includes an internal 6.2V shunt regulator on the VCC pin. To monitor 12V, connect it through a current-limiting resistor (e.g., 11kΩ for 12V automotive) to keep VCC pin current ≤5mA. Configure SEL1/SEL2 = VCC/VCC for 12V nominal threshold and TOL = VCC for –5% tolerance, enabling direct high-voltage supervision without external regulators.
What is the minimum VCC voltage required for valid RST operation in the LTC2917IDDB-A1#TRMPBF?
The LTC2917IDDB-A1#TRMPBF guarantees RST assertion down to VCC = 0.8V, ensuring reliable reset generation even during severe brown-out conditions. Below 1.5V, the device remains in undervoltage lockout and holds RST low regardless of VM state. Once VCC exceeds 1.5V, the comparator becomes active and RST responds to VM relative to the programmed threshold.
How do I configure the LTC2917IDDB-A1#TRMPBF for an adjustable 0.5V threshold?
To configure the LTC2917IDDB-A1#TRMPBF for ADJ mode, set SEL1 = GND and SEL2 = GND. Connect VM to the tap point of an external resistive divider between the monitored supply and ground, sized so VM = 0.5V at nominal supply voltage. The LTC2917IDDB-A1#TRMPBF compares VM directly to its internal 0.5V reference, enabling precise custom thresholds with ±15nA input leakage.
LTC2917IDDB-A1#TRMPBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 10-WFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 27 Selectable Threshold Combinations
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- 150ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-DFN (3x2)
LTC2917IDDB-A1#TRMPBF FAQ
1.How can I place an order for LTC2917IDDB-A1#TRMPBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC2917IDDB-A1#TRMPBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC2917IDDB-A1#TRMPBF reliable?
The price and inventory of LTC2917IDDB-A1#TRMPBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC2917IDDB-A1#TRMPBF is usually 5 days.
3.What payment methods are accepted for LTC2917IDDB-A1#TRMPBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC2917IDDB-A1#TRMPBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC2917IDDB-A1#TRMPBF?
LTC2917IDDB-A1#TRMPBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC2917IDDB-A1#TRMPBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC2917IDDB-A1#TRMPBF?
For technical support, including LTC2917IDDB-A1#TRMPBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC2917IDDB-A1#TRMPBF requirements.
6.How does Aetrix verify that LTC2917IDDB-A1#TRMPBF is sourced from the original manufacturer or authorized distributors?
All LTC2917IDDB-A1#TRMPBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC2917IDDB-A1#TRMPBF meets industry standards.
7.What is the process for return or replacement of LTC2917IDDB-A1#TRMPBF?
All LTC2917IDDB-A1#TRMPBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC2917IDDB-A1#TRMPBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC2917IDDB-A1#TRMPBF part is unused and in its original packaging.
Return procedure for LTC2917IDDB-A1#TRMPBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC2917IDDB-A1#TRMPBF Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

